

# **JEDEC STANDARD**

---

## **Universal Flash Storage Host Controller Interface (UFSHCI)**

**Version 2.0**

---

**JESD223B**

(Revision of JESD223A, June 2012)

**SEPTEMBER 2013**

---

**JEDEC SOLID STATE TECHNOLOGY ASSOCIATION**



## NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to [www.jedec.org](http://www.jedec.org) under Standards and Documents for alternative contact information.

Published by  
©JEDEC Solid State Technology Association 2013  
3103 North 10th Street  
Suite 240 South  
Arlington, VA 22201-2107

This document may be downloaded free of charge; however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

**PRICE: Contact JEDEC**

Printed in the U.S.A.  
All rights reserved

PLEASE!

DON'T VIOLATE  
THE  
LAW!

This document is copyrighted by JEDEC and may not be reproduced without permission.

For information, contact:

JEDEC Solid State Technology Association  
3103 North 10th Street  
Suite 240 South  
Arlington, VA 22201-2107

or refer to [www.jedec.org](http://www.jedec.org) under Standards-Documents/Copyright Information.



## UNIVERSAL FLASH STORAGE HOST CONTROLLER INTERFACE (UFSHCI)

### Contents

<b>1</b>	<b>Scope</b> .....	<b>1</b>
<b>2</b>	<b>Normative Reference</b> .....	<b>1</b>
<b>3</b>	<b>Acronyms, Terms and Definitions, Keywords, and Conventions</b> .....	<b>2</b>
<b>4</b>	<b>Architectural Overview</b> .....	<b>5</b>
4.1	Outside of Scope .....	5
4.2	Interface Architecture .....	6
4.3	Transfer Request Interface.....	8
4.4	Limitations.....	9
<b>5</b>	<b>UFS Host Controller Register Interface</b> .....	<b>9</b>
5.1	Register Map.....	10
5.2	Host Controller Capabilities Registers.....	11
5.2.1	Offset 00h: CAP – Controller Capabilities .....	11
5.2.2	Offset 08h: VER – UFS Version .....	12
5.2.3	Offset 10h: HCPID – Host Controller Identification Descriptor – Product ID.....	12
5.2.4	Offset 14h: HCMID – Host Controller Identification Descriptor – Manufacturer ID .....	12
5.2.5	Offset 18h: AHIT – Auto-Hibernate Idle Timer .....	13
5.3	Operation and Runtime Registers .....	14
5.3.1	Offset 20h: IS – Interrupt Status .....	14
5.3.2	Offset 24h: IE – Interrupt Enable.....	15
5.3.3	Offset 30h: HCS – Host Controller Status.....	16
5.3.4	Offset 34h: HCE – Host Controller Enable .....	17
5.3.5	Offset 38h: UECPA – Host UIC Error Code PHY Adapter Layer.....	17
5.3.6	Offset 3Ch: UECDL – Host UIC Error Code Data Link Layer .....	18
5.3.7	Offset 40h: UECN – Host UIC Error Code Network Layer .....	18
5.3.8	Offset 44h: UECT – Host UIC Error Code Transport Layer.....	19
5.3.9	Offset 48h: UECDME – Host UIC Error Code .....	19
5.3.10	Offset 4Ch: UTRIACR – UTP Transfer Request Interrupt Aggregation Control Register .....	20
5.4	UTP Transfer Request Registers.....	21
5.4.1	Offset 50h: UTRLBA – UTP Transfer Request List Base Address.....	21
5.4.2	Offset 54h: UTRLBAU – UTP Transfer Request List Base Address Upper 32-bits.....	21
5.4.3	Offset 58h: UTRLDBR – UTP Transfer Request List Door Bell Register.....	22
5.4.4	Offset 5Ch: UTRLCLR – UTP Transfer Request List Clear Register .....	22
5.4.5	Offset 60h: UTRLRSR – UTP Transfer Request List Run Stop Register .....	22
5.5	UTP Task Management Registers .....	23
5.5.1	Offset 70h: UTMRLBA – UTP Task Management Request List Base Address.....	23
5.5.2	Offset 74h: UTMRLBAU – UTP Task Management Request List Base Address Upper 32-bits .....	23
5.5.3	Offset 78h: UTMRLDBR – UTP Task Management Request List Door Bell Register .....	23
5.5.4	Offset 7Ch: UTMRLCLR – UTP Task Management Request List Clear Register.....	24
5.5.5	Offset 80h: UTMRLRSR – UTP Task Management Request List Run Stop Register.....	24
5.6	UIC Command Registers .....	25
5.6.1	Offset 90h: UICCMD – UIC Command .....	25
5.6.2	Offset 94h: UICCMDARG1 – UIC Command Argument 1 .....	26
5.6.3	Offset 98h: UICCMDARG2 – UIC Command Argument 2 .....	27
5.6.4	Offset 9Ch: UICCMDARG3 – UIC Command Argument 3.....	28
5.6.5	Attributes for Local L2 Timers .....	28
5.7	Vendor Specific Registers.....	29
5.7.1	Offset C0h to FFh: VS – Vendor Specific .....	29

<b>6</b>	<b>Data structures .....</b>	<b>29</b>
6.1	UTP Transfer Request List .....	29
6.1.1	UTP Transfer Request Descriptor.....	29
6.1.2	UTP Command Descriptor .....	32
6.2	UTP Task Management Request List .....	34
6.2.1	UTP Task Management Request Descriptor.....	34
<b>7</b>	<b>Theory of Operation.....</b>	<b>35</b>
7.1	Host Controller Configuration and Control .....	36
7.1.1	Host Controller Initialization .....	36
7.1.2	Configuration and control .....	38
7.2	Data Transfer Operation .....	38
7.2.1	Basic Steps when Building a UTP Transfer Request.....	39
7.2.2	UPIU Processing.....	40
7.2.3	Processing UTP Transfer Request Completion .....	42
7.3	Task Management Function.....	43
7.3.1	Basic Steps when Building a UTP Task Management Request.....	43
7.3.2	Processing UTP Task Management Completion .....	43
7.4	UIC Power Mode Change.....	44
7.5	UFSHCI Internal Rules.....	45
7.5.1	Command Processing Order .....	45
7.5.2	RTT Processing Rules.....	46
<b>8</b>	<b>Error reporting and handling .....</b>	<b>47</b>
8.1	Error Types .....	47
8.1.1	System Bus Error .....	47
8.1.2	UIC Error .....	47
8.1.3	UIC Command Error.....	47
8.1.4	UTP Error .....	48
8.1.5	Host controller Fatal Error .....	48
8.1.6	Device Error.....	48
8.2	Error Handling .....	49
8.2.1	System Bus Error Handling .....	49
8.2.2	UIC Error Handling .....	50
8.2.3	UIC Command Error Handling.....	51
8.2.4	UTP Error Handling.....	51
8.2.5	Host Controller Error Handling .....	51
8.2.6	Device Error Handling.....	51
	Figure 1 — UFS Architecture Overview .....	5
	Figure 2 — General architecture of UFS Host Controller Interface.....	6
	Figure 3 — A conceptual block diagram of UFS host system.....	8
	Figure 4 — UTP Transfer Request Descriptor .....	29
	Figure 5 — UTP Command Descriptor (UCD).....	32
	Figure 6 — Data structure for Physical Region Description Table .....	33
	Figure 7 — UTP Task Management Request Descriptor.....	34
	Figure 8 — Host controller link startup sequence .....	37
	Figure 9 — UIC Power mode change.....	45
	Figure 10 — Command processing order .....	46
	Figure 11 — System Bus Error Handling Sequence.....	50

## UNIVERSAL FLASH STORAGE HOST CONTROLLER INTERFACE (UFSHCI)

(From JEDEC Board ballot JCB-13-50, formulated under the cognizance of the JC-64.1 Subcommittee on Electrical Specifications and Command Protocols.)

---

### 1 Scope

---

This standard describes a functional specification of the Host Controller Interface (HCI) for Universal Flash Storage (UFS). The objective of UFSHCI is to provide a uniform interface method of accessing the UFS hardware capabilities so that a standard/common Driver can be provided for the Host Controller. The common Driver would work with UFS host controller from any vendor. This standard includes a description of the hardware/software interface between system software and the host controller hardware. It is intended for hardware designers, system builders and software developers. This standard is a companion document to [UFS], Universal Flash Storage (UFS). The reader is assumed to be familiar with [UFS], [MIPI-UNIPRO], and [MIPI-M-PHY].

Clause 4 provides a brief overview of the architectural overview of UFS. Clause 5 describes the register interface of UFSHCI. Clause 6 describes the data structure used by UFSHCI. Clause 7 provides a theory of operation for UFSHCI. Clause 8 describes the error recovery process for UFSHCI.

---

### 2 Normative Reference

---

The following normative documents contain provisions that, through reference in this text, constitute provisions of this standard. For dated references, subsequent amendments to, or revisions of, any of these publications do not apply. However, parties to agreements based on this standard are encouraged to investigate the possibility of applying the most recent editions of the normative documents indicated. For undated references, the latest edition of the normative document referred to applies.

[MIPI-M-PHY], *MIPI Alliance Specification for M-PHY<sup>SM</sup>, Version 3.0*

[MIPI-UniPro], *MIPI Alliance Specification for Unified Protocol (UniPro<sup>SM</sup>), Version 1.6*

[SAM], *INCITS T10 draft standard: SCSI Architecture Model – 5 (SAM–5), Revision 05, 19 May 2010*

[SPC], *INCITS T10 draft standard: SCSI Primary Commands – 4 (SPC-4), Revision 27, 11 October 2010*

[SBC], *INCITS T10 draft standard: SCSI Block Commands – 3 (SBC–3), Revision 24, 05 August 2010*

[UFS], JEDEC JESD220B, *Universal Flash Storage (UFS), Version 2.0*

[JEP], JEDEC JEP106, *Standard Manufacturer's Identification Code*