

# **JEDEC STANDARD**

---

## **Serial Flash Discoverable Parameters (SFDP)**

---

### **JESD216B**

(Revision of JESD216A, July 2013)

**MAY 2014**

---

**JEDEC SOLID STATE TECHNOLOGY ASSOCIATION**



## NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to [www.jedec.org](http://www.jedec.org) under Standards and Documents for alternative contact information.

Published by  
©JEDEC Solid State Technology Association 2014  
3103 North 10th Street  
Suite 240 South  
Arlington, VA 22201-2107

This document may be downloaded free of charge; however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

**PRICE: Contact JEDEC**

Printed in the U.S.A.  
All rights reserved

PLEASE!

DON'T VIOLATE  
THE  
LAW!

This document is copyrighted by JEDEC and may not be reproduced without permission.

For information, contact:

JEDEC Solid State Technology Association  
3103 North 10th Street  
Suite 240 South  
Arlington, VA 22201-2107

or refer to [www.jedec.org](http://www.jedec.org) under Standards-Documents/Copyright Information.



**SERIAL FLASH DISCOVERABLE PARAMETERS (SFDP) STANDARD****Contents**

	<b>Page</b>
<b>Foreword</b>	ii
<b>Introduction</b>	ii
<b>1 Scope</b>	1
<b>2 Normative references</b>	1
<b>3 Terms and definitions</b>	1
<b>4 Read SFDP Command Protocol</b>	3
<b>4.1</b> Instruction	3
<b>4.2</b> Address	3
<b>4.3</b> Wait States	3
<b>4.4</b> Clock Rate	3
<b>4.5</b> Command Modes	3
<b>5 Read SFDP Behavior</b>	5
<b>5.1</b> Security	5
<b>5.2</b> Reset and Hold Functions	5
<b>5.3</b> Read Wraps	5
<b>5.4</b> SFDP Address Boundary Wrap	6
<b>5.5</b> Reserved SFDP Locations	6
<b>6 SFDP Database</b>	6
<b>6.1</b> SFDP Header Structure	6
<b>6.2</b> SFDP Header	7
<b>6.3</b> Parameter Headers	8
<b>6.4</b> JEDEC Basic Flash Parameter Header and Tables	12
<b>6.5</b> JEDEC Sector Map Parameter Table	30
<b>6.6</b> JEDEC 4 Byte Address Instruction Table	39
<b>7 Rules for Header and Table Additions and Modifications</b>	42
<b>8 Legacy Compatibility</b>	42
<b>Annex A (informative)</b> Example SFDP Discovery Code	43
<b>Annex B (informative)</b> Example SFDP Sector Map Discovery Code	45
<b>Annex C (informative)</b> Procedure For Requesting Function Specific ID	50
<b>Annex D (informative)</b> Differences between revisions	50
<b>Figures</b>	
<b>1</b> Read SFDP (1-1-1) Mode Timing Diagram	4
<b>2</b> Read SFDP (2-2-2) Mode Timing Diagram	4
<b>3</b> Read SFDP (4,4,4) Mode Timing Diagram	5
<b>4</b> Overall Header Structure	6
<b>5</b> Examples of a Basic SFDP Header and Basic with a Second Parameter Header	11
<b>6</b> Examples of an SFDP Header with two basic parameter tables	11
<b>7</b> Examples of an SFDP Header with two basic parameter tables and one optional (4 Byte Addressing) Function Specific table	12

---

## **Foreword**

---

This standard was prepared by the JEDEC SFDP Task Group authorized by the JC-42.4 Committee Chairman. It was derived from prior work done by Intel on their ‘Serial Flash Discoverable Parameters Guidelines’ document.

The intended audience is serial flash vendors and engineers writing device drivers for SFDP compliant serial flash devices.

The participating SFDP TG members were volunteers from AMD, ASPEED, Emulex, HP, Intel, Macronix, Micron, Microchip, Sanyo, Spansion, and Winbond.

---

## **Introduction**

---

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors.

The SFDP standard defines a common parameter table describing important device characteristics and serial access methods used to read the parameter table data. Special Function parameter tables for erase sector address map and 4-byte address instructions are added in this revision of this standard. Additional parameter headers and tables can be specified by future revisions of this standard or by flash vendors and are optional.

## SERIAL FLASH DISCOVERABLE PARAMETERS (SFDP) STANDARD

(From JEDEC Board Ballot JCB-14-08, formulated under the cognizance of the JC-42.4 Committee on Nonvolatile Memory.)

---

### 1 Scope

---

The SFDP standard defines the structure of the SFDP database within the memory device and methods used to read its data.

The JEDEC-defined header with Parameter ID FF00h and the related Basic Parameter Table is mandatory. This header and table provide basic information for a Serial Peripheral Interface (SPI) protocol memory. Additional headers and tables are optional.

The read command protocol using various I/O modes and standard clock rate are specified. The device electrical parameters are not specified.

---

### 2 Normative reference

---

The following normative documents contain provisions that, through reference in this text, constitute provisions of this standard. For dated references, subsequent amendments to, or revisions of, any of these publications do not apply. However, parties to agreements based on this standard are encouraged to investigate the possibility of applying the most recent editions of the normative documents indicated below. For undated references, the latest edition of the normative document referred to applies.

1. JEP106, Standard Manufacturers Identification Code (contact [jedec.org](http://jedec.org) for the latest revision of this document)
2. NIST SP800-147, BIOS Protection Guidelines (<http://csrc.nist.gov/publications/nistpubs/>)

---

### 3 Terms and definitions

---

For the purposes of this standard, the following terms and definitions apply:

**00b:** The 'b' suffix indicates the '00' digits are a binary representation of the number.

**00h:** The 'h' suffix indicates the '00' digits are a hexadecimal representation of the number.

**0x00:** The '0x' prefix indicates the '00' digits are a hexadecimal representation of the number. This form is used in the 'C' sample code in Annexes.

**Address:** The three or four byte value following some instructions that is used to select a location within an address space of the flash memory.