

IPC-4554
with Amendment 1
2012 - January

Specification for
Immersion Tin Plating for
Printed Circuit Boards

Supersedes IPC-4554
January 2007

A standard developed by IPC

Association Connecting Electronics Industries



The Principles of Standardization

In May 1995 the IPC's Technical Activities Executive Committee (TAEC) adopted Principles of Standardization as a guiding principle of IPC's standardization efforts.

Standards Should:

- Show relationship to Design for Manufacturability (DFM) and Design for the Environment (DFE)
- Minimize time to market
- Contain simple (simplified) language
- Just include spec information
- Focus on end product performance
- Include a feedback system on use and problems for future improvement

Standards Should Not:

- Inhibit innovation
- Increase time-to-market
- Keep people out
- Increase cycle time
- Tell you how to make something
- Contain anything that cannot be defended with data

Notice

IPC Standards and Publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for his particular need. Existence of such Standards and Publications shall not in any respect preclude any member or nonmember of IPC from manufacturing or selling products not conforming to such Standards and Publication, nor shall the existence of such Standards and Publications preclude their voluntary use by those other than IPC members, whether the standard is to be used either domestically or internationally.

Recommended Standards and Publications are adopted by IPC without regard to whether their adoption may involve patents on articles, materials, or processes. By such action, IPC does not assume any liability to any patent owner, nor do they assume any obligation whatever to parties adopting the Recommended Standard or Publication. Users are also wholly responsible for protecting themselves against all claims of liabilities for patent infringement.

IPC Position Statement on Specification Revision Change

It is the position of IPC's Technical Activities Executive Committee that the use and implementation of IPC publications is voluntary and is part of a relationship entered into by customer and supplier. When an IPC publication is updated and a new revision is published, it is the opinion of the TAEC that the use of the new revision as part of an existing relationship is not automatic unless required by the contract. The TAEC recommends the use of the latest revision. Adopted October 6, 1998

Why is there a charge for this document?

Your purchase of this document contributes to the ongoing development of new and updated industry standards and publications. Standards allow manufacturers, customers, and suppliers to understand one another better. Standards allow manufacturers greater efficiencies when they can set up their processes to meet industry standards, allowing them to offer their customers lower costs.

IPC spends hundreds of thousands of dollars annually to support IPC's volunteers in the standards and publications development process. There are many rounds of drafts sent out for review and the committees spend hundreds of hours in review and development. IPC's staff attends and participates in committee activities, typesets and circulates document drafts, and follows all necessary procedures to qualify for ANSI approval.

IPC's membership dues have been kept low to allow as many companies as possible to participate. Therefore, the standards and publications revenue is necessary to complement dues revenue. The price schedule offers a 50% discount to IPC members. If your company buys IPC standards and publications, why not take advantage of this and the many other benefits of IPC membership as well? For more information on membership in IPC, please visit www.ipc.org or call 847/597-2872.

Thank you for your continued support.



IPC-4554 with Amendment 1

Specification for Immersion Tin Plating for Printed Circuit Boards

Developed by the Plating Processes Subcommittee (4-14) of the
Fabrication Processes Committee (4-10) of IPC

Supersedes:
IPC-4554 - January 2007

Users of this publication are encouraged to participate in the
development of future revisions.

Contact:

IPC
3000 Lakeside Drive, Suite 309S
Bannockburn, Illinois
60015-1249
Tel 847 615.7100
Fax 847 615.7105

Acknowledgment

Any document involving a complex technology draws material from a vast number of sources. While the principal members of the Plating Processes Subcommittee (4-14) of the Fabrication Processes Committee (4-10) are shown below, it is not possible to include all of those who assisted in the evolution of this standard. To each of them, the members of the IPC extend their gratitude.

Fabrication Processes Committee	Plating Processes Subcommittee	Technical Liaisons of the IPC Board of Directors
Chair George Milad UIC/Uyemura International Corp.	Co-Chair George Milad UIC/Uyemura International Corp.	Dongkai Shangguan Flextronics International
Vice Chair Gary C. Roper One Source Group, Eagle Circuits Inc.	Co-Chair Gerard A. O'Brien Photocircuits Corporation	Shane Whiteside TTM Technologies
<hr/>		
Plating Processes Subcommittee		
Franklin D. Asbell, Consultant	Hollese Galyon, Merix Corporation	Randy R. Reed, Merix Corporation
Gail Auyeung, Celestica International Inc.	Marion Graybeal, Consultant	Gary C. Roper, One Source Group, Eagle Circuits Inc.
Martin W. Bayes, Rohm and Haas Electronic Materials	Michael R. Green, Lockheed Martin Space Systems Company	Stan Sappington, S/G Electronics Inc.
Mumtaz Y. Bora, Kyocera Wireless Corporation	Donald Gudeczauskas, UIC/Uyemura International Corp.	Daryl Sato, Intel Corporation
Trevor Bowers, Adtran Inc.	Lorianne Hamoline, Alcatel-Lucent	Michael Schneider, ECI Technology, Inc.
Peter Bratin, ECI Technology, Inc.	David D. Hillman, Rockwell Collins	Tom Selby, ThermoFinnigan LLC
Lee Burger, Electrochemicals Inc.	Kuldip Johal, Atotech USA Inc.	Atamjit Singh, Unitech Industries Inc.
Dennis J. Cantwell, Printed Circuits Inc.	Jack Y. Josefowicz, TTM Technologies	Joseph T. Slanina, Honeywell Inc.
Michael V. Carano, Electrochemicals Inc.	Thomas E. Kemp, Rockwell Collins	Joseph Smetana, Alcatel-Lucent
Peter Marc Carter, Rockwell Collins	John Konrad, Endicott Interconnect Technologies Inc	Polina Snugovsky, Celestica International Inc.
Phillip Chen, L-3 Communications Electronic Systems	Bridget Lawrence, Pentaplex Inc.	Bill Starmann, Raytheon Company
David J. Corbett, Defense Supply Center Columbus	Gary B. Long, Intel Corporation	Michael Toben, Rohm and Haas Electronic Materials
G. Sidney Cox, E. I. du Pont de Nemours and Co.	David McQuinn, Solectron	Donald E. Walsh, UIC/Uyemura International Corp.
Donald P. Cullen, MacDermid, Inc.	John D. Meyers, Electrochemicals Inc.	Michael K. Walsh, OMG Fidelity
Gordon Davy, Northrop Grumman Corporation	Ramesh Mohabir, Celestica International Inc.	Timothy L. Wells, Endicott Interconnect Technologies Inc
Steve Dunford, Nokia Networks	Keith G. Newman, Sun Microsystems Inc.	Karl F. Wengenroth, Enthone Inc. - Cookson Electronics
C. Don Dupriest, Lockheed Martin	Mario Orduz, UIC/Uyemura International Corp.	John E. Williams, Raytheon Company
Richard M. Edgar, Tec-Line Inc.	Anders P. Pedersen, Harris Corporation, GCSD	Yung-Herng Yau, Enthone Inc. - Cookson Electronics
Theodore Edwards, Dynaco Corp.	Mike Pfeifer, Motorola Inc. ACES	
Dennis Fritz, MacDermid, Inc.	Jim R. Reed, Dell Inc.	

Figure A8-7 Wetting Balance Results for Vendor A Through 400 Days of Normal Storage 25

Figure A8-8 Wetting Balance Data for Vendor B Through 182 Days of Normal Storage 26

Figure A8-9 Wetting Balance Data for Vendor C Through 149 Days of Normal Storage 26

Figure A8-10 Wetting Balance Data for Vendor D Through 229 Days in Storage 27

Figure A8-11 Wetting Balance Data for Vendor E Through 239 Days of Normal Storage 27

Figure A8-12 Impact of Test Temperature on Wetting Times for Vendor A Through 229 Days of Normal Storage - Test Temperature of 215 °C 28

Figure A8-13 Impact of Test Temperature on Wetting Times for Vendor B Through 182 Days of Normal Storage - Test Temperature of 215 °C 29

Figure A8-14 Vendor B Post 1260 Days of Storage 30

Figure A8-15 Vendor E Post 1260 Days 31

Figure A8-16 Vendor C Post 1260 Days 31

Figure A8-17 Surface Morphology of Vendor B Post 1260 Days 32

Figure A8-18 Surface Morphology of Vendor C - Post 1260 Days 32

Figure A8-19 Surface Morphology of Vendor E - Post 1260 Days 32

Figure A8-20 Surface Scan Showing Cu, C, Sn and O for Vendor B 33

Figure A8-21 Chemical Map of Surface for Vendor B 34

Figure A8-22 Surface Map for Vendor C - Note a Greater Presence of Copper on the Surface 35

Figure A8-23 Vendor C at 20 Å - Note Large Carbon Rich Areas 36

Figure A8-24 Vendor E Surface Scan 37

Figure A8-25 Vendor E at 1000 Å 38

Figure A8-26 Comparison of Vendor C (top) to Vendor E (bottom) at 100 Å - Significant Difference in the Deposits 39

Figure A8-27 Contact Wetting Angles for the Four Suppliers Tested with SnPb in a Normal (Air) Atmosphere - All Four Showed Excellent Wetting 40

Figure A8-28 Contact Wetting Angles for the Four Suppliers Tested with SnPb in a Nitrogen Atmosphere - Again, All Four Showed Excellent Wetting 40

Figure A8-29 Contact Wetting Angles for the Four Suppliers Tested with SAC305 in a Normal (Air) Atmosphere - All Four Exhibit Excellent Wetting 40

Figure A8-30 Contact Wetting Angles for the Four Suppliers Tested with SAC305 in a Nitrogen Atmosphere - Again, All Four Exhibit Excellent Wetting 41

Figure A8-31 Comparison of Contact Angles for Vendor A - All Tests 41

Figure A8-32 Average SEC Values for the Five Vendors ... 41

TABLES

Table 3-1 Requirements of Immersion Tin Plating 5

Table 3-2 ISn Whisker Rating Scheme Using 100 X Magnification 6

Table 4-1 Qualification Test Coupons 7

Specification for Immersion Tin Plating for Printed Circuit Boards

1 SCOPE

This specification sets the requirements for the use of Immersion Tin (ISn) as a surface finish for printed circuit boards. It is intended for use by supplier, manufacturer, contract manufacturer (CM) and original equipment manufacturer (OEM).

1.1 Description ISn is a metallic finish deposited by a chemical displacement reaction that is applied directly over the basis metal of the PCB, that is, copper. ISn is primarily used as a solderable surface. It has been used in press fit connections and as the interface for Zero Insertion Force (ZIF) edge connectors.

The ISn protects the underlying copper from oxidation over its intended shelf life. Copper and tin however have a strong affinity for one another. The diffusion of one species into the other will occur inevitably, directly impacting the shelf life of the deposit and the performance of the finish.

Various ISn formulations designed specifically for use as surface finishes for PCBs utilize various methods of retarding the diffusion process, including the use of co-deposition of organics, the use of another metal as a diffusion barrier or the use of grain structure refining. It is recommended that the user of the deposit clearly understand the different methods of copper migration retardation and that the supplier know the positive and negative impacts of the system chosen.

1.2 Objective This specification sets the requirements specific to ISn as a surface finish. As other finishes require specifications, they will be addressed by the IPC Plating Processes Subcommittee as part of the IPC-4550 specification family. As this and other applicable specifications are under continuous review, the Subcommittee will add appropriate amendments and make necessary revisions to these documents.

1.3 Performance Functions

1.3.1 Solderability The primary function of ISn is to provide a solderable surface finish, suitable for all surface mount and through-hole assembly applications and with an appropriate shelf life. The deposit has demonstrated the ability to meet a Category 3 durability per J-STD-003 when produced per this specification's requirement.

Due to the diffusion of the copper through the tin deposit and its impact on solderability, the ability to meet the greater than six months shelf life is DIRECTLY related to

the deposit thickness. This diffusion also has a negative impact on the correct thickness measurement of the deposit.

The ability to measure and differentiate the tin species in the deposit is imperative to ensure the manufacture and receipt of parts with this useable shelf life. The use of correct XRF standards is imperative. The use of foils over polyester (Mylar® is very common) prevents the impact of basis metal diffusion and should be the XRF "standards of choice" - see Appendix 4 for detailed recommendations.

1.3.2 Contact Surface Immersion tin is not recommended as a finish for soft membrane switch applications.

1.3.3 Electromagnetic Interference (EMI) Shielding A key characteristic for this application is a consistent metal interface between the PCB and the shield material. Due to the dynamic nature of the ISn deposit and the basis metal (Cu) of the PCB, the interface between the EMI shield and the deposit is NOT consistent. The growth of intermetallic compounds (IMCs) will change the electrical characteristics of the interface between the EMI shield and the deposit. It has however been demonstrated to be a suitable interface for EMI shielding for certain specific applications. Testing for suitability is recommended.

1.3.4 Connectors

1.3.4.1 Press-Fit The use of ISn as a deposit suitable for press-fit requirements **shall** meet Telcordia GR-1217-CORE. It should be noted that changing to a thin immersion deposit such as ISn from HASL may require a re-evaluation of the pre-fabrication hole sizes to ensure the correct interference fit required for press-fit applications.

The possibility of tin whisker formation, as a direct consequence of stresses induced on the deposit as a function of press-fit insertion, exists. The end user **shall** determine the impact of whisker formation on the reliability of the module in its end use application.

1.3.4.2 Edge Tab The use of ISn as a surface finish for edge connectors utilizing a zero insertion force (ZIF) connector, i.e., for memory modules, has been successfully demonstrated.

Whisker formation is a concern particularly in fine pitch devices. The end user **shall** determine the impact of whisker formation on the reliability of the module in its end use application.