

JEDEC STANDARD

GRAPHICS DOUBLE DATA RATE (GDDR5X) SGRAM STANDARD

JESD232A

(Revision of JESD232, November 2015)

AUGUST 2016

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION



NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or call (703) 907-7559 or www.jedec.org

Published by
©JEDEC Solid State Technology Association 2016
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

This document may be downloaded free of charge; however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Please refer to www.jedec.org

Printed in the U.S.A.
All rights reserved

PLEASE!

**DON'T VIOLATE
THE
LAW!**

This document is copyrighted by the JEDEC Solid State Technology Association and may not be reproduced without permission.

Organizations may obtain permission to reproduce a limited number of copies through entering into a license agreement. For information, contact:

JEDEC Solid State Technology Association
3103 North 10th Street, Suite 240S
Arlington, Virginia 22201
or call (703) 907-7559

Contents

1	SCOPE	1
2	GDDR5X SGRAM STANDARD OVERVIEW	2
2.1	Features	2
3	FUNCTIONAL DESCRIPTION	3
3.1	Functional Overview	3
3.2	Signal State Terminology	4
3.3	Clocking	4
3.4	Addressing	7
3.5	Bank Groups	10
3.6	Address Bus Inversion (ABI)	12
3.7	Read and Write Data Bus Inversion (DBI)	13
3.8	Error Detection Code (EDC)	15
3.9	VREFC and VREFD	19
3.10	Temperature Sensor	22
3.11	Duty Cycle Corrector	23
4	MODE REGISTERS	24
4.1	Mode Register 0	26
4.2	Mode Register 1	28
4.3	Mode Register 2	30
4.4	Mode Register 3	32
4.5	Mode Register 4	33
4.6	Mode Register 5	35
4.7	Mode Register 6	36
4.8	Mode Register 7	37
4.9	Mode Register 8	39
4.10	Mode Register 9	40
4.11	Mode Register 10	40
4.12	Mode Register 11	41
4.13	Mode Register 12 to 14	41
4.14	Mode Register 15	42
5	DEVICE INITIALIZATION	43
5.1	Power-up Sequence	43
5.2	Initialization with Stable Power	45
5.3	Vendor ID	46
6	TRAINING	48
6.1	Interface Training Sequence	48
6.2	Address Training	49
6.3	WCK2CK Training	50
6.3.1	WCK Alignment at Pin Mode	53
6.3.2	WCK Auto Synchronization	53
6.3.3	WCK2CK Training Examples	53
6.3.4	Read and Write Latencies	55
6.4	READ Training.....	56
6.4.1	LDFD Command	57
6.4.2	RDTR Command	60
6.5	WRITE Training	61
6.5.1	WRTR Command	62
7	OPERATION	64
7.1	Commands	64
7.2	Command, Address And Write Data Input Timings	65

7.3	No Operation (NOP)	65
7.4	Mode Register Set	66
7.5	Row Activation	67
7.6	Write (WOM).....	69
7.6.1	DQ Write Preamble	76
7.7	Write Lower And Upper Bytes (WOML/WOMU).....	76
7.8	Write Data Mask (WDM/WSM).....	78
7.9	READ	87
7.9.1	DQ Read Preamble	94
7.9.2	READ with RDQS Mode	95
7.10	Precharge	96
7.10.1	Auto Precharge	97
7.11	Refresh	97
7.11.1	Refresh Command	97
7.11.2	Per-Bank Refresh Command	98
7.12	Self Refresh	101
7.12.1	Hibernate Self Refresh	104
7.12.2	Partial Array Self Refresh	105
7.13	Power-Down	105
7.14	Low Frequency Modes	107
7.15	Clock Frequency Change Sequence	108
7.16	Command Truth Tables	108
8	OPERATING CONDITIONS	112
8.1	Absolute Maximum Ratings	112
8.2	Pad Capacitances	112
8.3	Package Electrical Specification.....	113
8.4	Package Thermal Characteristics	113
8.5	Electrostatic Discharge Sensitivity Characteristics	114
8.6	DC & AC Operating Conditions	115
8.7	IDD Specifications and Test Conditions	119
8.8	AC Timings	125
8.9	Clock-To-Data Timing Sensitivity	131
8.10	POD I/O System	132
9	PIN DEFINITION AND BALLOUT	137
9.1	Signal Description	137
9.2	Clamshell (x16) Mode	138
9.3	Mirror Function (MF) Enable	141
9.4	Ballout	142
10	PACKAGE OUTLINE	144
11	BOUNDARY SCAN	145
11.1	Test Pins	145
11.2	TAP Controller	145
11.3	TAP Registers	147
11.4	TAP Instruction Set	150
11.5	Boundary Scan Operation	151
11.6	Interaction Between Boundary Scan and Normal Device Operation	152

GRAPHICS DOUBLE DATA RATE (GDDR5X) SGRAM STANDARD

(From JEDEC Board Ballot JCB-16-39, formulated under the cognizance of the JC-42.3 Subcommittee on DRAM Memories, item number 1827.99B (V1.2).)

1 SCOPE

This document defines the GDDR5X SGRAM memory standard, including features, device operation, electrical characteristics, timings, signal pin assignments and package.

The purpose of this standard is to define the minimum set of requirements for JEDEC standard compatible 4 Gb through 16 Gb x32 GDDR5X SGRAM devices. System designs based on the required aspects of this standard will be supported by all GDDR5X SGRAM vendors providing JEDEC standard compatible devices. Some aspects of the GDDR5X standard such as AC timings were not standardized. Some features are optional and therefore may vary among vendors. In all cases, vendor data sheets should be consulted for specifics.

This standard was created based on the GDDR5 SGRAM standard (JESD212). Each aspect of the changes were considered and balloted. The accumulation of these ballots were then incorporated to prepare this GDDR5X SGRAM standard.