

# **JEDEC STANDARD**

---

## **Low Power Double Data Rate 4 (LPDDR4)**

---

### **JESD209-4B**

(Revision of JESD209-4A, November 2015)

**FEBRUARY 2017**

---

**JEDEC SOLID STATE TECHNOLOGY ASSOCIATION**



## NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to [www.jedec.org](http://www.jedec.org) under Standards and Documents for alternative contact information.

Published by  
©JEDEC Solid State Technology Association 2017  
3103 North 10th Street  
Suite 240 South  
Arlington, VA 22201-2107

This document may be downloaded free of charge; however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

**PRICE: Contact JEDEC**

Printed in the U.S.A.  
All rights reserved

PLEASE!

DON'T VIOLATE  
THE  
LAW!

This document is copyrighted by JEDEC and may not be  
reproduced without permission.

For information, contact:

JEDEC Solid State Technology Association  
3103 North 10th Street  
Suite 240 South  
Arlington, VA 22201-2107

or refer to [www.jedec.org](http://www.jedec.org) under Standards-Documents/Copyright Information.



## LOW POWER DOUBLE DATA RATE (LPDDR) 4

From JEDEC Board Ballot JCB-16-51, formulated under the cognizance of the JC-42.6 Subcommittee on Low Power Memories.)

---

### 1 Scope

---

This document defines the LPDDR4 standard, including features, functionalities, AC and DC characteristics, packages, and ball/signal assignments. The purpose of this specification is to define the minimum set of requirements for a JEDEC compliant 16 bit per channel SDRAM device with either one or two channels. LPDDR4 dual channel device density ranges from 4 Gb through 32 Gb and single channel density ranges from 2 Gb through 16 Gb. This document was created using aspects of the following standards: DDR2 (JESD79-2), DDR3 (JESD79-3), DDR4 (JESD79-4), LPDDR (JESD209), LPDDR2 (JESD209-2) and LPDDR3 (JESD209-3).

Each aspect of the standard was considered and approved by committee ballot(s). The accumulation of these ballots was then incorporated to prepare the LPDDR4 standard.

## 2 Package ballout and Pin definition

### 2.1 Pad Order

#### 2.1.1 Pad Order for dual channel

Ch. A Top				Ch. B Top			
1	VDD2	41	VDD2	101	VDD2	141	VDD2
2	VSS	42	CKE_A	102	VSS	142	CKE_B
3	VDD1	43	CS_A	103	VDD1	143	CS_B
4	VDD2	44	VSS	104	VDD2	144	VSS
5	VSS	45	CA1_A	105	VSS	145	CA1_B
6	VSSQ	46	CA0_A	106	VSSQ	146	CA0_B
7	DQ8_A	47	VDD2	107	DQ8_B	147	VDD2
8	VDDQ	48	ODT(ca)_A	108	VDDQ	148	ODT(ca)_B
9	DQ9_A	49	VSS	109	DQ9_B	149	VSS
10	VSSQ	50	VDD1	110	VSSQ	150	VDD1
11	DQ10_A	51	VSSQ	111	DQ10_B	151	VSSQ
12	VDDQ	52	DQ7_A	112	VDDQ	152	DQ7_B
13	DQ11_A	53	VDDQ	113	DQ11_B	153	VDDQ
14	VSSQ	54	DQ6_A	114	VSSQ	154	DQ6_B
15	DQS1_t_A	55	VSSQ	115	DQS1_t_B	155	VSSQ
16	DQS1_c_A	56	DQ5_A	116	DQS1_c_B	156	DQ5_B
17	VDDQ	57	VDDQ	117	VDDQ	157	VDDQ
18	DMI1_A	58	DQ4_A	118	DMI1_B	158	DQ4_B
19	VSSQ	59	VSSQ	119	VSSQ	159	VSSQ
20	DQ12_A	60	DMI0_A	120	DQ12_B	160	DMI0_B
21	VDDQ	61	VDDQ	121	VDDQ	161	VDDQ
22	DQ13_A	62	DQS0_c_A	122	DQ13_B	162	DQS0_c_B
23	VSSQ	63	DQS0_t_A	123	VSSQ	163	DQS0_t_B
24	DQ14_A	64	VSSQ	124	DQ14_B	164	VSSQ
25	VDDQ	65	DQ3_A	125	VDDQ	165	DQ3_B
26	DQ15_A	66	VDDQ	126	DQ15_B	166	VDDQ
27	VSSQ	67	DQ2_A	127	VSSQ	167	DQ2_B
28	ZQ	68	VSSQ	128	RESET_n	168	VSSQ
29	VDDQ	69	DQ1_A	129	VDDQ	169	DQ1_B
30	VDD2	70	VDDQ	130	VDD2	170	VDDQ
31	VDD1	71	DQ0_A	131	VDD1	171	DQ0_B
32	VSS	72	VSSQ	132	VSS	172	VSSQ
33	CA5_A	73	VSS	133	CA5_B	173	VSS
34	CA4_A	74	VDD2	134	CA4_B	174	VDD2
35	VDD2	75	VDD1	135	VDD2	175	VDD1
36	CA3_A	76	VSS	136	CA3_B	176	VSS
37	CA2_A	77	VDD2	137	CA2_B	177	VDD2
38	VSS			138	VSS		
39	CK_c_A	Ch. A Bottom		139	CK_c_B	Ch. B Bottom	
40	CK_t_A			140	CK_t_B		

NOTE 1 Applications are recommended to follow bit/byte assignments. Bit or Byte swapping at the application level requires review of MR and calibration features assigned to specific data bits/bytes.

NOTE 2 Additional pads are allowed for DRAM mfg-specific pads ("DNU"), or additional power pads as long as the extra pads are grouped with like-named pads.

**2.1 Pad Order (cont'd)**  
**2.1.2 Pad Order for single channel**

TOP			
1	VDD2	40	CK_c
2	VSS	41	CK_t
3	VDD1	42	VDD2
4	VDD2	43	CKE
5	VSS	44	CS
6	VSSQ	45	VSS
7	DQ8	46	CA1
8	VDDQ	47	CA0
9	DQ9	48	VDD2
10	VSSQ	49	ODT(ca)
11	DQ10	50	VSS
12	VDDQ	51	VDD1
13	DQ11	52	VSSQ
14	VSSQ	53	DQ7
15	DQS1_t	54	VDDQ
16	DQS1_c	55	DQ6
17	VDDQ	56	VSSQ
18	DMI1	57	DQ5
19	VSSQ	58	VDDQ
20	DQ12	59	DQ4
21	VDDQ	60	VSSQ
22	DQ13	61	DMI0
23	VSSQ	62	VDDQ
24	DQ14	63	DQS0_c
25	VDDQ	64	DQS0_t
26	DQ15	65	VSSQ
27	VSSQ	66	DQ3
28	ZQ	67	VDDQ
29	VDDQ	68	DQ2
30	VDD2	69	VSSQ
31	RESET_n	70	DQ1
32	VDD1	71	VDDQ
33	VSS	72	DQ0
34	CA5	73	VSSQ
35	CA4	74	VSS
36	VDD2	75	VDD2
37	CA3	76	VDD1
38	CA2	77	VSS
39	VSS	78	VDD2
		Bottom	

NOTE 1 Applications are recommended to follow bit/byte assignments. Bit or Byte swapping at the application level requires review of MR and calibration features assigned to specific data bits/bytes.

NOTE 2 Additional pads are allowed for DRAM mfg-specific pads ("DNU"), or additional power pads as long as the extra pads are grouped with like-named pads.

NOTE 3 A RESET\_n pad is added. The RESET\_n pad location is vendor specific. See vendor device datasheets for details about RESET\_n pad location.