

**ANSI/ESDA/JEDEC JS-001-2017**  
Revision of ANSI/ESDA/JEDEC JS-001-2014

ANSI/ESDA/JEDEC JS-001-2017

# **ESDA/JEDEC Joint Standard**

***For Electrostatic Discharge  
Sensitivity Testing***

***Human Body Model (HBM) -  
Component Level***

*EOS/ESD Association, Inc.  
7900 Turin Road, Bldg. 3  
Rome, NY 13440*

*JEDEC Solid State Technology Association  
3103 North 10th Street  
Arlington, VA 22201*

*An American National Standard  
Approved May 12, 2017*





***ESDA/JEDEC Joint Standard for  
Electrostatic Discharge Sensitivity Testing -  
Human Body Model (HBM) -  
Component Level***

Approved December 8, 2016  
EOS/ESD Association, Inc. & JEDEC Solid State Technology Association



**CAUTION  
NOTICE**

EOS/ESD Association, Inc. (ESDA) standards and publications are designed to serve the public interest by eliminating misunderstandings between manufacturers and purchasers, facilitating the interchangeability and improvement of products and assisting the purchaser in selecting and obtaining the proper product for his particular needs. The existence of such standards and publications shall not in any respect preclude any member or non-member of the Association from manufacturing or selling products not conforming to such standards and publications. Nor shall the fact that a standard or publication is published by the Association preclude its voluntary use by non-members of the Association whether the document is to be used either domestically or internationally. Recommended standards and publications are adopted by the ESDA in accordance with the ANSI Patent policy.

Interpretation of ESDA Standards: The interpretation of standards in-so-far as it may relate to a specific product or manufacturer is a proper matter for the individual company concerned and cannot be undertaken by any person acting for the ESDA. The ESDA Standards Chairman may make comments limited to an explanation or clarification of the technical language or provisions in a standard, but not related to its application to specific products and manufacturers. No other person is authorized to comment on behalf of the ESDA on any ESDA Standard.

**DISCLAIMER OF  
WARRANTIES**

**THE CONTENTS OF ESDA'S STANDARDS AND PUBLICATIONS ARE PROVIDED "AS-IS," AND ESDA MAKES NO REPRESENTATIONS OR WARRANTIES, EXPRESSED OR IMPLIED, OF ANY KIND WITH RESPECT TO SUCH CONTENTS. ESDA DISCLAIMS ALL REPRESENTATIONS AND WARRANTIES, INCLUDING WITHOUT LIMITATION, WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR USE, TITLE AND NON-INFRINGEMENT.**

**DISCLAIMER OF  
GUARANTY**

**ESDA STANDARDS AND PUBLICATIONS ARE CONSIDERED TECHNICALLY SOUND AT THE TIME THEY ARE APPROVED FOR PUBLICATION. THEY ARE NOT A SUBSTITUTE FOR A PRODUCT SELLER'S OR USER'S OWN JUDGEMENT WITH RESPECT TO ANY PARTICULAR PRODUCT DISCUSSED, AND ESDA DOES NOT UNDERTAKE TO GUARANTEE THE PERFORMANCE OF ANY INDIVIDUAL MANUFACTURERS' PRODUCTS BY VIRTUE OF SUCH STANDARDS OR PUBLICATIONS. THUS, ESDA EXPRESSLY DISCLAIMS ANY RESPONSIBILITY FOR DAMAGES ARISING FROM THE USE, APPLICATION, OR RELIANCE BY OTHERS ON THE INFORMATION CONTAINED IN THESE STANDARDS OR PUBLICATIONS.**

**LIMITATION ON  
ESDA's LIABILITY**

**NEITHER ESDA, NOR ITS MEMBERS, OFFICERS, EMPLOYEES OR OTHER REPRESENTATIVES WILL BE LIABLE FOR DAMAGES ARISING OUT OF, OR IN CONNECTION WITH, THE USE OR MISUSE OF ESDA STANDARDS OR PUBLICATIONS, EVEN IF ADVISED OF THE POSSIBILITY THEREOF. THIS IS A COMPREHENSIVE LIMITATION OF LIABILITY THAT APPLIES TO ALL DAMAGES OF ANY KIND, INCLUDING WITHOUT LIMITATION, LOSS OF DATA, INCOME OR PROFIT, LOSS OF OR DAMAGE TO PROPERTY AND CLAIMS OF THIRD PARTIES.**

Published by:

**EOS/ESD Association, Inc.  
7900 Turin Road, Bldg. 3  
Rome, NY 13440**

**JEDEC Solid State Technology Association  
3103 North 10th Street  
Arlington, VA 22201**

Copyright © 2017 by EOS/ESD Association, Inc. and JEDEC Solid State Technology Association  
All rights reserved

No part of this publication may be reproduced in any form, in an electronic retrieval system or otherwise, without the prior written permission of the publisher.

Printed in the United States of America

ISBN: 1-58537-294-3

(This foreword is not part of ESDA/JEDEC Joint Standard ANSI/ESDA/JEDEC JS-001-2017)

## FOREWORD

This joint standard was developed under the guidance of the JEDEC JC-14.1 committee on Reliability Test Methods for Packaged Devices and the ESDA Standards Committee. The content was developed by a joint working group composed of members of the JEDEC ESD Task Group and ESDA Working Group 5.1 (Human Body Model). The standard is intended to replace the human body model ESD standard ANSI/ESDA/JEDEC JS-001-2014.

This revision (2017) introduces a new test level at 50 volts and a new classification. These items have been added to address the increasing number of devices with ESD withstand thresholds in the 50 volt region and below. Technical specifications and guidelines for use of attenuators in making discharge current measurements were added. Attenuators are not recommended for the 50- and 125-volt levels since the expected currents are quite low.

Another change added to this revision is an informative Annex (H) which contains some suggested methods for finding “failure windows”, voltage ranges where the device may fail even though it passes at higher levels. While these failure windows are rare, these methods were added so that an accepted approach could be used to demonstrate whether the windows exist in a given case.

The section on safe ESD handling was modified to include citations of the most commonly used ESD control standards. “Threshold” was added to the ESD withstand voltage definition to be consistent with terminology used in the body of the standard. Various typographical errors were also fixed.

This standard is maintained and revised as a joint standard through a Memorandum of Understanding between JEDEC and ESDA. This standard is a living document and revisions and updates will be made on a routine basis driven by the needs of the electronic industry.

For Technical Information Contact:  
JEDEC Solid State Technology Association  
3103 North 10th Street, Suite 204 South  
Arlington, VA 22201-2107  
Phone (703) 907-7559  
Fax (703) 907-7583  
[www.jedec.org](http://www.jedec.org)

EOS/ESD Association, Inc.  
7900 Turin Road, Bldg. 3  
Rome, NY 13440  
Phone (315) 339-6937  
[www.esda.org](http://www.esda.org)

This document was originally designated ANSI/ESDA/JEDEC JS-001-2010 and approved on January 13, 2010. ANSI/ESDA/JEDEC JS-001-2011 was a revision of ANSI/ESDA/JEDEC JS-001-2010 and was approved on March 4, 2011. ANSI/ESDA/JEDEC JS-001-2012 was a revision of ANSI/ESDA/JEDEC JS-001-2011 and was approved on November 16, 2011. ANSI/ESDA/JEDEC JS-001-2014 was a revision of ANSI/ESDA/JEDEC JS-001-2012 and was approved on January 13, 2014. ANSI/ESDA/JEDEC JS-001-2017 is a limited revision of ANSI/ESDA/JEDEC JS-001-2014 and was approved on December 8, 2016. ANSI/ESDA/JEDEC JS-001-2017 was prepared by the ESDA 5.1 Device Testing (HBM) Subcommittee and the JEDEC JC14.1 ESD Task Group. At the time ANSI/ESDA/JEDEC JS-001-2017 was prepared, the Joint HBM Subcommittee had the following members:

Scott Ward, Co-Chair Texas Instruments		Terry Welsher, Co-Chair Dangelmayer Associates
Robert Ashton ON Semiconductor	Andrea Boroni STMicroelectronics	Brett Carn Intel Corporation
Lorenzo Cerati STMicroelectronics	Marcel Dekker MASER Engineering	David Eppes Advanced Micro Devices
Barry Fernelius MEFAS, Inc.	Reinhold Gaertner Infineon Technologies	Horst Gieser Fraunhofer EMFT
Vaughn Gross Green Mountain ESD Labs, LLC	Evan Grund Grund Technical Solutions	Leo G. Henry ESD/TLP Consultants, LLC
Marty Johnson Texas Instruments	Chris Jones Semtech Corporation	Nicholas Lycoudes NXP Semiconductors
Timothy Maloney CAI	Thomas Meuse Thermo Fisher Scientific	Josh Morris Intel Corporation
Paul Ngan NXP Semiconductors	Nathaniel Peachey Qorvo	Paul Phillips Phasix ESD
Bill Reynolds GLOBALFOUNDRIES	Alan Righter Analog Devices	Masanori Sawada Hanwa Electronic Ind. Co., Ltd
Mirko Scholz IMEC	Theo Smedes NXP Semiconductors	Wolfgang Stadler Intel Mobile Communications
Michael Stevens NXP Semiconductors	Teruo Suzuki Socionext	Steven H. Voldman Dr. Steven H. Voldman, LLC

The following individuals contributed to the development of ANSI/ESDA/JEDEC JS-001-2014, ANSI/ESDA/JEDEC JS-001-2012, ANSI/ESDA/JEDEC JS-001-2011, and ANSI/ESDA/JEDEC JS-001-2010.

Timothy Archer STMicroelectronics	Robert Ashton ON Semiconductor	Andrea Boroni STMicroelectronics
Lorenzo Cerati STMicroelectronics	Mike Chaine Micron Technology	Marcel Dekker MASER Engineering
Marti Farris Intel Corporation	Barry Fernelius MEFAS, Inc.	Reinhold Gaertner Infineon Technologies
Horst Gieser Fraunhofer EMFT	Vaughn Gross Green Mountain ESD Labs, LLC	Evan Grund Grund Technical Solutions
Leo G. Henry ESD/TLP Consultants, LLC	Michael Hopkins Amber Precision Instruments	Larry Johnson LSI Corporation
Marty Johnson National Semiconductor	Chris Jones Semtech Corporation	Bill Kwong Altera
Leo Luquette Cypress Semiconductor	Nicholas Lycoudes Freescale Semiconductor	Timothy Maloney Intel Corporation
Thomas Meuse Thermo Fisher Scientific	Douglas Miller Sandia National Laboratories	Kyungjin Min Amber Precision Instruments
Kathleen Muhonen RF Micro Devices	Ravindra Narayan LSI Logic Corporation	Paul Ngan NXP Semiconductors
Nathaniel Peachey RF Micro Devices	Paul Phillips Phasix ESD	Bill Reynolds IBM
Alan Righter Analog Devices	Masanori Sawada Hanwa Electronic Ind. Co., Ltd	Mirko Scholz IMEC
Theo Smedes NXP Semiconductor	Wolfgang Stadler Intel Mobile Communications	Michael Stevens Freescale Semiconductor, Inc.
Steven H. Voldman Dr. Steven H. Voldman, LLC	Scott Ward Texas Instruments	Terry Welsher Dangelmayer Associates

---

**TABLE OF CONTENTS**

<b>1.0 SCOPE AND PURPOSE .....</b>	<b>1</b>
1.1 SCOPE .....	1
1.2 PURPOSE .....	1
1.2.1 Existing Data .....	1
<b>2.0 REFERENCES .....</b>	<b>1</b>
2.1 OTHER DOCUMENTS .....	1
<b>3.0 DEFINITIONS .....</b>	<b>1</b>
<b>4.0 APPARATUS AND REQUIRED EQUIPMENT .....</b>	<b>4</b>
4.1 WAVEFORM VERIFICATION EQUIPMENT .....	4
4.1.1 Oscilloscope .....	4
4.1.2 Current Transducer (Inductive Current Probe) .....	4
4.1.3 Evaluation Loads .....	5
4.1.4 Attenuator .....	5
4.2 HUMAN BODY MODEL SIMULATOR .....	5
4.2.1 HBM Test Equipment Parasitic Properties .....	6
<b>5.0 STRESS TEST EQUIPMENT QUALIFICATION AND ROUTINE VERIFICATION .....</b>	<b>6</b>
5.1 OVERVIEW OF REQUIRED HBM TESTER EVALUATIONS .....	6
5.2 MEASUREMENT PROCEDURES .....	6
5.2.1 Reference Pin Pair Determination .....	6
5.2.2 Waveform Capture with Current Probe .....	6
5.2.3 Determination of Waveform Parameters .....	7
5.2.4 High-Voltage Discharge Path Test .....	9
5.3 HBM TESTER QUALIFICATION .....	9
5.3.1 HBM Tester Qualification Procedure .....	9
5.4 TEST FIXTURE BOARD QUALIFICATION FOR SOCKETED TESTERS .....	10
5.5 ROUTINE WAVEFORM CHECK REQUIREMENTS .....	11
5.5.1 Standard Routine Waveform Check Description .....	11
5.5.2 Alternate Routine Waveform Capture Procedure .....	12
5.6 HIGH-VOLTAGE DISCHARGE PATH CHECK .....	12
5.6.1 Relay Testers .....	12
5.6.2 Non-Relay Testers .....	13
5.7 TESTER WAVEFORM RECORDS .....	13
5.7.1 Tester and Test Fixture Board Qualification Records .....	13
5.7.2 Periodic Waveform Check Records .....	13
5.8 SAFETY .....	13
5.8.1 Initial Set-Up .....	13
5.8.2 Training .....	13
5.8.3 Personnel Safety .....	13

<b>6.0 CLASSIFICATION PROCEDURE .....</b>	<b>13</b>
6.1 PARAMETRIC AND FUNCTIONAL TESTING .....	13
6.1.1 Handling Components .....	14
6.2 DEVICE STRESSING .....	14
6.3 PIN CATEGORIZATION .....	14
6.3.1 No-Connect Pins .....	15
6.3.2 Supply Pins .....	15
6.3.3 Non-Supply Pins .....	15
6.4 PIN GROUPINGS .....	16
6.4.1 Supply Pin Groups .....	16
6.4.2 Shorted Non-Supply Pin Groups .....	16
6.5 PIN STRESS COMBINATIONS .....	17
6.5.1 Non-Supply and Supply to Supply Combinations (1, 2, ...N) .....	18
6.5.2 Non-Supply to Non-Supply Combinations .....	19
6.6 HBM STRESSING WITH A LOW-PARASITIC SIMULATOR .....	20
6.6.1 Low-Parasitic HBM Simulator .....	20
6.6.2 Requirements for Low Parasitics .....	20
6.7 TESTING AFTER STRESSING .....	20
<b>7.0 FAILURE CRITERIA .....</b>	<b>20</b>
<b>8.0 COMPONENT CLASSIFICATION .....</b>	<b>21</b>

## ANNEXES

Annex A (Informative) - HBM Test Method Flow Chart .....	22
Annex B (Informative) - HBM Test Equipment Parasitic Properties .....	25
Annex C (Informative) - Example of Testing a Product Using Table 2A, 2B, or 2A with a Two-Pin HBM Tester .....	30
Annex D (Informative) - Examples of Coupled Non-Supply Pin Pairs .....	36
Annex E (Informative) - Bibliography .....	37
Annex F (Normative) - Alternative Table for Table 2B .....	38
Annex G (Normative) - Cloned Non-Supply (IO) Pin Sampling Test Method .....	39
Annex H (Informative) - Failure Window Detection Testing Methods .....	45
Annex I (Informative) - ANSI/ESDA/JEDEC JS-001 Revision History .....	46

**FIGURES**

Figure 1: Simplified HBM Simulator Circuit with Loads ..... 5  
Figure 2A: Current Waveform through a Shorting Wire ( $I_{ps_{max}}$ ) ..... 7  
Figure 2B: Current Waveform through a Shorting Wire ( $t_d$ ) ..... 8  
Figure 3: Current Waveform through a 500-ohm Resistor ..... 8  
Figure 4: Peak Current Short-Circuit Ringing Waveform ..... 9  
Figure 5: Diagram of Trailing Pulse Measurement Setup ..... 25  
Figure 6: Positive Stress at 4000 Volts ..... 26  
Figure 7: Negative Stress at 4000 Volts ..... 26  
Figure 8: Illustrates Measuring Voltage before HBM Pulse with a Zener Diode or a Device ..... 27  
Figure 9: Example of Voltage Rise before the HBM Current Pulse across a 9.4 Volt Zener Diode ..... 28  
Figure 10: Diagram of a 10-Pin Shorting Test Device Showing Current Probe ..... 29  
Figure 11: Example to Demonstrate the Idea of the Partitioned Test ..... 30  
Figure 12: SPL, V1, VM, and z with the Bell Shape Distribution Pin Failure Curve ..... 40  
Figure 13: IO Sampling Test Method Flow Chart ..... 44

**TABLES**

Table 1: Waveform Specification ..... 11  
Table 2A: Required Pin Combination Sets ..... 17  
Table 2B: Legacy Pin Combination Sets ..... 18  
Table 3: HBM ESD Component Classification Levels ..... 21

---

**ESDA/JEDEC Joint Standard for Electrostatic Discharge Sensitivity Testing – Human Body Model (HBM) – Component Level****1.0 SCOPE AND PURPOSE****1.1 Scope**

This standard establishes the procedure for testing, evaluating, and classifying components and microcircuits according to their susceptibility (sensitivity) to damage or degradation by exposure to a defined human body model (HBM) electrostatic discharge (ESD).

**1.2 Purpose**

The purpose (objective) of this standard is to establish a test method that will replicate HBM failures and provide reliable, repeatable HBM ESD test results from tester to tester, regardless of component type. Repeatable data will allow accurate classifications and comparisons of HBM ESD sensitivity levels.

**1.2.1 Existing Data**

Data previously generated with testers meeting all waveform criteria of ANSI/ESDA/JEDEC JS-001-2010 and subsequent versions, ANSI/ESD STM5.1-2007, or JESD22-A114F shall be considered valid test data.

**2.0 REFERENCES**

ESD ADV1.0, ESD Association's Glossary of Terms<sup>1</sup>

JESD99, JEDEC Standard - Terms, Definitions, and Letter Symbols for Microelectronic Devices<sup>2</sup>

**2.1 Other Documents**

ANSI/ESD STM5.1-2007, ESD Association Standard Test Method for Electrostatic Discharge Sensitivity Testing - Human Body Model (HBM) Component Level<sup>1</sup>

JESD22 – A114F, December 2008, Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)<sup>2</sup>

**3.0 DEFINITIONS**

The terms used in the body of this document are in accordance with the definitions found in ESD ADV1.0, ESD Association's Glossary of Terms and JESD99 JEDEC Standard –Terms, Definitions, and Letter Symbols for Microelectronic Devices. Terms separated by a semicolon (;) are considered to be synonyms. In this document the term "pin" is used to represent any device pin, land, bump, ball, or die pad.

**above-passivation layer (APL).** A low-impedance metal plane, built on the surface of a die above the passivation layer that connects a group of bumps or pins (typically power or ground).

NOTE: This structure is sometimes referred to as a redistribution layer (RDL). There may be multiple APLs (sometimes referred to as islands) for a power or ground group.

**associated non-supply pin.** A non-supply pin (typically an input, output or I/O pin) is associated with a supply pin group if either:

---

<sup>1</sup> EOS/ESD Association, Inc., 7900 Turin Road, Bldg. 3, Rome, NY 13440; Ph: 315-339-6937; [www.esda.org](http://www.esda.org)

<sup>2</sup> JEDEC, 3103 North 10<sup>th</sup> Street, Arlington, VA 22201; Ph: 703-907-7534; FAX: 703-907-7534; [www.jedec.org](http://www.jedec.org)

- the current from the supply pin group (i.e., VDDIO) is required for the function of the electrical circuit(s) (I/O driver) that connect (high/low impedance) to that non-supply pin; or
- a parasitic path exists between non-supply and supply pin group (e.g., open-drain type non-supply pin to a VCC supply pin group that connects to a nearby N-well guard ring).

**cloned non-supply (IO) pin.** Any of a set of input, output, or bidirectional pins using the same IO cell and electrical schematic and sharing the same associated supply pin group(s) including ESD power clamp(s).

**component.** An item such as a resistor, diode, transistor, integrated circuit or hybrid circuit.

NOTE: A component may also be referred to as a device.

**component failure.** A condition in which a tested component does not meet one or more specified static or dynamic data sheet parameters.

**coupled non-supply pin pair.** Two pins, such as differential amplifier inputs, or low-voltage differential signaling (LVDS) pins, that have between them an intended direct current path, such as a pass gate or resistor.

NOTE: These pairs include analog and digital differential pairs and other special function pairs (e.g., D+/D-, XTALin/XTALout, RFin/RFout, TxP/TxN, RxP/RxN, CCP\_DP/CCN\_DN etc.).

**data sheet parameter.** Any of the static and dynamic component performance data supplied by the component manufacturer or supplier in a data sheet or other product specification.

**dynamic parameter.** A parameter measured with the component in an operating condition.

NOTE: These may include, but are not limited to full functionality, output rise and fall times under a specified load condition, and dynamic current consumption.

**ESD withstand voltage; withstand threshold.** The highest voltage level that does not cause device failure with the device passing all tests performed at lower voltages.

NOTE: See note under “failure window” definition.

**exposed pad.** An exposed metal plate on an IC package, connected to the silicon substrate and acting as a heat sink.

NOTE 1: This metal plate may or may not be electrically connected to the die.

NOTE 2: The exposed pad may be categorized as either supply, non-supply or no-connect.

**failure window.** An intermediate range of stress conditions that can induce failure in a particular device type while the device type can pass some stress conditions both higher and lower than this range.

NOTE: For example, a component with a failure window may pass a 500-volt test, fail a 1000-volt test and pass a 2000-volt test. Hence, the failure window of the device is between 500 volts and 2000 volts. The withstand voltage of this device is 500 volts.

**feedthrough.** A direct or indirect (via a series resistor) connection from a pad cell layout that can allow additional elements, not included in the pad cell, to make electrical connections to the bond pad. (See Annex G.)

NOTE: This is not to be confused with the term feedthrough used in Section 5.0 which refers to test boards.

**HBM ESD tester; HBM simulator.** Equipment that applies a human body model (HBM) ESD to a component.

NOTE: This equipment is also referred to as “tester” in this standard.

**human body model (HBM) ESD.** An electrostatic discharge (ESD) event meeting the waveform criteria specified in this standard, approximating the discharge from the fingertip of a typical human being to a grounded device.

**Ips (peak current value).** The current value determined by linear extrapolation of the exponential current decay curve back to the time ( $t_{max}$ ) when the current actually peaked ( $Ips_{max}$ ).

NOTE: The linear extrapolation should be based on the current waveform data over a 40-nanosecond period beginning at  $t_{max}$ . (See Figure 2A.)

**Ips<sub>max</sub> (peak current maximum value).** The highest current value measured.

NOTE: This value includes the overshoot or ringing components due to internal test simulator RLC parasitics. (See Figure 2A.)

**no-connect pin.** A package interconnect (pin, bump, or ball) that is not electrically connected to a die.

NOTE: In practice, there are some pins that are labeled as “no-connect”, but that are actually connected to the die and, therefore, should not be classified as a no-connect pins for the purpose of ESD testing.

**non-socketed tester.** An HBM simulator that makes contact to the device under test (DUT) pins (or balls, lands, bumps, or die pads) with test probes rather than placing the DUT in a socket.

**non-supply pin.** A pin that is not categorized as a supply pin or a no-connect.

NOTE: Non-supply pins include pins such as input, output, offset adjusts, compensation, clocks, controls, address, data, Vref pins and VPP pins on EPROM memory. Most non-supply pins transmit or receive information such as digital or analog signals, timing, clock signals, and voltage or current reference levels.

**package plane.** A low-impedance metal layer built into an IC package connecting a group of bumps or pins (typically power or ground). There may be multiple package planes (sometimes referred to as islands) for each power and ground group.

**pre-pulse voltage.** A voltage occurring at the device under test (DUT) just prior to the generation of the HBM current pulse. (See Annex B.2.)

**pulse generation circuit.** The circuit network that produces a human body discharge current waveform.

NOTE: The circuit network includes a pulse generator with its test equipment internal path up to the contact pad of the test fixture.

NOTE: This circuit is also referred to as a dual-polarity pulse source.

**ringing.** A high-frequency oscillation superimposed on a waveform.

**shorted non-supply pin.** Any non-supply pin (typically an input, output or I/O pin) that is metallically connected (typically < 3 ohm) on the chip or within the package to another non-supply pin (or set of non-supply pins).

**socketed tester.** A simulator that makes contact to DUT pins (or balls, lands, bumps, or die pads) using a DUT socket mounted on a test fixture board.

**specification limit (SPL).** The HBM limit value set by customer requirement or internal target. (See Annex G.)

**spurious current pulse.** A small HBM shaped pulse that follows the main current pulse and is typically defined as a percentage of  $I_{ps_{max}}$ .

**supply pin.** Any device pin that provides operating current to that device.

NOTE: Supply pins typically transmit no information (such as digital or analog signals, timing, clock signals, and voltage or current reference levels). For the purpose of ESD testing, power and ground pins are treated as supply pins.

**static parameter.** A parameter measured with the component in a non-operating condition.

NOTE: Static parameters may include, but are not limited to, input leakage current, input breakdown voltage, output high and low voltages, output drive current, and supply current.

**step-stress-test hardening.** The process of increasing the ESD withstand threshold by applying stress incrementally from low voltage to higher values.

NOTE: This hardening occurs when a component subjected to increasing ESD voltage step-stresses is able to withstand higher stress levels than when another component expected to have the same threshold is evaluated using no step-stressing.

NOTE: For example: a component may fail at 1000 volts if subjected to a single stress, but fail at 3000 volts if stressed incrementally from 250 volts.

**test fixture board.** A specialized circuit board, with one or more component sockets, that connects the DUT(s) to the HBM simulator.

**$t_{max}$ .** The time when the current is at its maximum value ( $I_{ps_{max}}$ ). (See Figure 2A.)

**trailing current pulse.** A current pulse that occurs after the HBM current pulse has decayed. (See Annex B.1.)

NOTE: A trailing current pulse is a relatively constant current often lasting for hundreds of microseconds.

**two-pin tester.** A low-parasitic HBM simulator that tests DUTs in pin pairs in which floating pins are not connected to the simulator, thereby eliminating DUT-tester interactions from parasitic tester loading of floating pins.

**V1.** The maximum HBM stress voltage step at which all of the selected cloned non-supply pins pass. (See Annex G.)

**V2.** The minimum HBM stress voltage step at which all the selected cloned non-supply pins fail. (See Annex G.)

**VM.** The minimum HBM stress voltage step at which 50% or greater of the selected cloned non-supply pins fail. (See Annex G.)

## 4.0 APPARATUS AND REQUIRED EQUIPMENT

### 4.1 Waveform Verification Equipment

All equipment used to evaluate the tester shall be calibrated in accordance with the manufacturer's recommendation. This includes the oscilloscope, current transducer and high-voltage resistor load. Maximum time between calibrations shall be one year. Calibration shall be traceable to national standards, such as the National Institute of Standards and Technology (NIST) in the United States, or comparable international standards.

Equipment capable of verifying the pulse waveforms defined in this standard test method includes, but is not limited to, an oscilloscope, evaluation loads and a current transducer.

#### 4.1.1 Oscilloscope

A digital oscilloscope is recommended but analog oscilloscopes are also permitted. In order to insure accurate current waveform capture, the oscilloscope shall meet the following requirements:

- a. Minimum sensitivity of 100 milliamperes per major division when used in conjunction with the current transducer specified in Section 4.1.2.
- b. Minimum bandwidth of 350 MHz.
- c. For analog scopes, minimum writing rate of one major division per nanosecond.

##### 4.1.1.1 Additional Requirements for Digital Oscilloscopes

- a. Recommended channels: 2 or more
- b. Minimum sampling rate: 1 GS/s
- c. Minimum vertical resolution: 8-bit
- d. Minimum vertical accuracy: + 2.5%
- e. Minimum time base accuracy: 0.01%
- f. Minimum record length: 10 k points

#### 4.1.2 Current Transducer (Inductive Current Probe)

- a. Minimum bandwidth of 200 MHz.
- b. Peak pulse capability of 12 amperes.
- c. Rise time of less than 1 nanosecond.
- d. Capable of accepting a solid conductor as specified in Section 4.1.3.
- e. Provides an output voltage per signal current as required in Section 4.1.1.  
(This is usually between 1 and 5 millivolts per milliampere.)
- f. Low-frequency 3-dB-point below 10 kHz (e.g., Tektronix CT2) for measurement of decay constant  $t_d$  (see Section 5.2.3.1, Table 1, and note below).

NOTE: Results using a current probe with a low-frequency 3-dB-point of 25 kHz (e.g., Tektronix CT1) to measure decay constant  $t_d$  are acceptable if  $t_d$  is found to be between 130 and 165 nanoseconds.