

JEDEC PUBLICATION

DDR4 PROTOCOL CHECKS

JEP175

JULY 2017

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION



NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to www.jedec.org under Standards and Documents for alternative contact information.

Published by
©JEDEC Solid State Technology Association 2017
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

This document may be downloaded free of charge; however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Contact JEDEC

Printed in the U.S.A.
All rights reserved

PLEASE!

DON'T VIOLATE
THE
LAW!

This document is copyrighted by JEDEC and may not be
reproduced without permission.

For information, contact:

JEDEC Solid State Technology Association
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

or refer to www.jedec.org under Standards-Documents/Copyright Information.

DDR4 PROTOCOL CHECKS**Contents**

	Page
Foreword	ii
Introduction	ii
1 Scope	1
2 Normative references	1
3 Terms and definitions	1
4 DDR4 Protocol Checks – Based on Timing Between Events	2
5 DDR4 Protocol Checks – Based on Ordering of Events	8

Foreword

The intended use of this document is for the validation and debug of DDR4 based designs. This document contains protocol checks, sometimes referred to as memory access rules or protocol violations. These protocol checks can be implemented in simulation for pre-silicon verification or implemented in a protocol analyzer, logic analyzer, or oscilloscope for post silicon verification. The contained list of protocol checks is by no means the definitive list of protocol checks as other checks not contained in this list probably do exist.

This document was created by the JC-40.5 JEDEC Committee. This document is subservient to the JEDEC JESD79-4B DDR4 Specification and the SPD Specification, JESD 21-C Section Title: Annex L: Serial Presence Detect (SPD) for DDR4 SDRAM Modules.

DDR4 PROTOCOL CHECKS

(From JEDEC Board Ballot JCB-17-17, formulated under the cognizance of the JC-40.5 Subcommittee on Logic Validation and Verification.)

1 Scope

This document contains a list of checks that can be used during the verification or debug stages of development to check that accesses to a DDR4 DRAM adhere to JESD79-4B. These checks are derived from JESD79-4B. The intent of this document is not to supplant the JESD79-4B document, but to help consolidate the checks into a single easy to read document. This document was not intended to indicate *how* a protocol check measurement would be made, but *what* measurement would be made. The how can differ based on the testing requirements or the equipment at hand. This document is not a definitive list as other DDR4 protocol checks do exist and can be added to this document during subsequent revisions.

2 Normative reference

JESD79-4B, *DDR4 SDRAM Standard*.

3 Terms and definitions

For the purposes of this document, the following terms and definitions are used in this document.

Symbol: A shorthand notation per JESD79-4B for the Parameter.

NOTE Where the cell is grayed out, there is no official JEDEC parameter currently defined. However the equation is defined.

Parameter: A text description from JESD79-4B describing the time between events targeting the DDR4 DRAM.

Violation Criteria: in formula format is derived from the JESD79-4B specification. This is the protocol check. It is written such that if the condition is satisfied the protocol check fails and a violation exists.

Reference: A guide to the reader of where to look in JESD79-4B for more information on this protocol check. By no means is the reference exhaustive as the Parameter may be listed in many places. This is meant to be a starting point for the reader.

Units: How the protocol check will be measured.

Notes: Guidance as to special cases that concern that particular check and can be found in JESD79-4B.

4 DDR4 Protocol Checks – based on Timing between events

In general, the DDR4 specification details commands and the allowable time between those commands targeted to the DDR4 DRAM. Generally speaking, those commands cannot be too close or too far apart in time. A protocol check is the measurement to ensure that this is adhered to.

Parameter	Symbol	Violation Criteria (Formula)	Reference	Units	Notes
Read to Read Same Bank Group Write to Write Same Bank Group MPR page x to MPR page x (where x = 1,2 or 3)	tCCD_L	Measurement is less than tCCD_Lmin. $tCCD_Lmin = MAX(tCCD_L\{nCK\}, ROUNDUP((tCCD_L\{ns\}/tCK\{ns\}) - .025))$	Table 14, Table 132, Table 133, Figure 60, Figure 61, Section 4.10.3, 4.25.7	nCK	1,4
Read to Read Different Bank Group Write to Write Different Bank Group MPR page 0 to MPR page 0	tCCD_S	Measurement is less than tCCD_Smin.	Table 132, Table 133, Figure 60, Figure 61, Figure 82, Figure 83, Figure 117, Figure 118, Section 4.10.3, 4.25.7	nCK	1
Read to Write Same Bank Group Read to Write Different Bank Group		Measurement is less than $CL - CWL + RBL/2 + 1tCK + tWPRE$	Section 4.25.6, Figure 84	nCK	1,3
Write to Read Same Bank Group		Measurement is less than $CWL + WBL/2 + MAX(tWTR_L\{nCK\}, ROUNDUP((tWTR_L\{ns\}/tCK\{ns\}) - .025))$	Section 4.25.6, Table 132, Table 133, Figure 65	nCK	1,3,4
Write to Read Different Bank Group		Measurement is less than $CWL + WBL/2 + MAX(tWTR_S\{nCK\}, ROUNDUP((tWTR_S\{ns\}/tCK\{ns\}) - .025))$	Section 4.25.6, Table 132 and Table 133, Figure 64	nCK	1,3,4
Activate to Activate Same Bank Group	tRRD_L	Measurement is less than tRRD_Lmin. $tRRD_Lmin = MAX(tRRD_L\{nCK\}, ROUNDUP((tRRD_L\{ns\}/tCK\{ns\}) - .025))$	Table 132, Table 133, Figure 62	nCK	1,2,4
Activate to Activate Different Bank Group	tRRD_S	Measurement is less than tRRD_Smin. $tRRD_Smin = MAX(tRRD_S\{nCK\}, ROUNDUP((tRRD_S\{ns\}/tCK\{ns\}) - .025))$	Table 132,133, Figure 62	nCK	1,2,4
Greater than 4 Activate commands window	tFAW	Measurement is less than tFAWmin. $tFAWmin = MAX(tFAW\{nCK\}, ROUNDUP((tFAW\{ns\}/tCK\{ns\}) - .025))$	Table 132, Table 133, Figure 63	nCK	1,2,4