

JEDEC STANDARD

GRAPHICS DOUBLE DATA RATE (GDDR6) SGRAM STANDARD

JESD250

JULY 2017

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION



NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or call (703) 907-7559 or www.jedec.org

Published by
©JEDEC Solid State Technology Association 2015
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

This document may be downloaded free of charge; however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Please refer to www.jedec.org

Printed in the U.S.A.
All rights reserved

PLEASE!

**DON'T VIOLATE
THE
LAW!**

This document is copyrighted by the JEDEC Solid State Technology Association
and may not be reproduced without permission.

Organizations may obtain permission to reproduce a limited number of copies
through entering into a license agreement. For information, contact:

JEDEC Solid State Technology Association
3103 North 10th Street, Suite 240S
Arlington, Virginia 22201
or call (703) 907-7559

Contents

1 SCOPE	1
2 GDDR6 SGRAM STANDARD OVERVIEW	2
2.1 FEATURES	2
2.2 FUNCTIONAL DESCRIPTION	3
2.3 DEFINITION OF SIGNAL STATE TERMINOLOGY	4
2.4 DEFINITION OF CLOCKING TERMINOLOGY	4
2.5 CLOCKING.....	5
3 INITIALIZATION	8
3.1 POWER-UP SEQUENCE	8
3.2 INITIALIZATION WITH STABLE POWER	11
3.3 VENDOR ID	12
4 ADDRESS	15
4.1 COMMAND and ADDRESSING	15
4.2 COMMAND ADDRESS BUS INVERSION (CABI)	16
4.3 BANK GROUPS	17
5 TRAINING	19
5.1 INTERFACE TRAINING SEQUENCE	19
5.2 COMMAND ADDRESS TRAINING	20
5.3 WCK2CK TRAINING	25
5.4 READ TRAINING	32
5.5 WRITE TRAINING	37
6 MODE REGISTERS	40
6.1 MODE REGISTER 0 (MR0)	42
6.2 MODE REGISTER 1 (MR1)	44
6.3 MODE REGISTER 2 (MR2)	46
6.4 MODE REGISTER 3 (MR3)	48
6.5 MODE REGISTER 4 (MR4)	50
6.6 MODE REGISTER 5 (MR5)	52
6.7 MODE REGISTER 6 (MR6) & MODE REGISTER 9 (MR9)	54
6.8 MODE REGISTER 7 (MR7)	59
6.9 MODE REGISTER 8 (MR8)	61
6.11 MODE REGISTER 11 (MR11)	66
6.12 MODE REGISTER 12 (MR12)	67
6.14 MODE REGISTER 14 (MR14)	68
6.15 MODE REGISTER 15 (MR15)	69
7 OPERATION	71
7.1 COMMANDS	71
7.2 COMMAND, ADDRESS and WRITE DATA INPUT TIMINGS	73
7.3 NO OPERATION (NOP)	73
7.4 MODE REGISTER SET	74
7.5 ROW ACTIVATION	75
7.6 BANK RESTRICTIONS	76
7.7 WRITE (WOM)	77
7.8 WRITE DATA MASK (DM)	84
7.9 READ	92
7.10 DQ PREAMBLE	99
7.11 RDQS MODE	101
7.12 READ and WRITE DATA BUS INVERSION (DBI)	102
7.13 ERROR DETECTION CODE (EDC)	104
7.14 PRECHARGE	109
7.15 AUTO PRECHARGE	109
7.16 REFRESH and PER-BANK / PER-2-BANK REFRESH	110
7.17 SELF REFRESH	117
7.18 PARTIAL ARRAY SELF REFRESH (PASR)	120
7.19 HIBERNATE SELF REFRESH	121
7.20 HIBERNATE SELF REFRESH WITH VDDQ OFF	122
7.21 POWER-DOWN	123
7.22 COMMAND TRUTH TABLES	125
7.23 CLOCK FREQUENCY CHANGE SEQUENCE	129

7.24 DYNAMIC VOLTAGE SWITCHING (DVS)	130
7.25 TEMPERATURE SENSOR	132
7.26 DUTY CYCLE CORRECTOR (DCC)	133
8 OPERATING CONDITIONS.....	134
8.1 ABSOLUTE MAXIMUM RATINGS.....	134
8.2 PAD CAPACITANCES	134
8.3 PACKAGE ELECTRICAL SPECIFICATION	135
8.4 PACKAGE THERMAL CHARACTERISTICS	136
8.5 ELECTROSTATIC DISCHARGE SENSITIVITY CHARACTERISTICS	136
8.6 AC & DC OPERATING CONDITIONS	137
8.7 POD I/O SYSTEM	142
8.8 IDD, IPP and IDDQ PARAMETERS and TEST CONDITIONS	145
8.9 AC TIMINGS	153
8.10 CLOCK-TO-DATA TIMING SENSITIVITY	160
8.11 1.35V I/O DRIVER MODELS	161
9 PACKAGE SPECIFICATION	164
9.1 BALL-OUT	164
9.2 SIGNALS	165
9.3 ON DIE TERMINATION (ODT)	166
9.4 PACKAGE OUTLINE	167
9.5 x8 MODE ENABLE	168
9.6 PSEUDO-CHANNEL (PC) MODE	172
10 IEEE.1149.1 BOUNDARY SCAN	174
10.1 TEST PINS	174
10.2 TAP CONTROLLER	175
10.3 TAP REGISTERS	176
10.4 TAP INSTRUCTION SET	179
10.5 BOUNDARY SCAN OPERATION	181
10.6 INTERACTIONS BETWEEN BOUNDARY SCAN AND NORMAL DEVICE OPERATION	182

GRAPHICS DOUBLE DATA RATE 6 (GDDR6) SGRAM

(From JEDEC Board Ballot JCB-17-16, formulated under the cognizance of the JC-42.3C Subcommittee on DRAM Parametrics.)

1 SCOPE

This document defines the Graphics Double Data Rate 6 (GDDR6) Synchronous Graphics Random Access Memory (SGRAM) specification, including features, functionality, package, and pin assignments.

The purpose of this Specification is to define the minimum set of requirements for 8 Gb through 16 Gb x16 dual channel GDDR6 SGRAM devices. System designs based on the required aspects of this standard will be supported by all GDDR6 SGRAM vendors providing compatible devices. Some aspects of the GDDR6 standard such as AC timings and capacitance values were not standardized. Some features are optional and therefore may vary among vendors. In all cases, vendor data sheets should be consulted for specifics. This document was created based on some aspects of the GDDR5 Standard (JESD212).

2 GDDR6 SGRAM STANDARD OVERVIEW

8 Gb	=	2 Channels 256Mb x 16	2 x (16Mb x 16 x 16 banks)	/	2 Channels 512Mb x 8	2 x (32Mb x 8 x 16 banks)
12 Gb	=	2 Channels 384Mb x 16	2 x (24Mb x 16 x 16 banks)	/	2 Channels 768Mb x 8	2 x (48Mb x 8 x 16 banks)
16 Gb	=	2 Channels 512Mb x 16	2 x (32Mb x 16 x 16 banks)	/	2 Channels 1Gb x 8	2 x (64Mb x 8 x 16 banks)
24 Gb	=	TBD				
32 Gb	=	TBD				

2.1 FEATURES

- 2 separate independent channels with point-to-point interface for data, address and command
- Half CA data rate differential clock inputs CK_t/CK_c for CMD/ADD (CA) per 2 channels
- Four half data rate or quarter data rate differential clock inputs WCK_t/WCK_c, each associated with a data byte (DQ, DBI_n, EDC) or Two quarter data rate or half data rate differential clock input WCK_t/WCK_c, each associated with the two bytes in the channel (Vendor specific)
- Double Data Rate (DDR) or Quad Data Rate (QDR) data (with regards to the WCK) (Vendor specific)
- Double Data Rate (DDR) Command Address (with regards to the CK)
- 16 internal banks
- 4 bank groups for t_{CDDL} = 3 t_{CK} and 4 t_{CK}
- 16n prefetch architecture: 256 bit per array read or write access per channel
- Burst length: 16 only
- Programmable READ latency: 9 to 36 t_{CK}
- Programmable WRITE latency: 5 to 8 t_{CK}
- WRITE Data mask function via CA bus (single/double byte mask)
- Data bus inversion (DBI) & Command Address bus inversion (CABI)
- Input/output PLL/DLL on/off mode
- Command Address training: command address input monitoring by DQ/DBI_n/EDC signals
- WCK2CK clock training with phase information by EDC signals
- Data read and write training via READ FIFO (depth 6)
- READ FIFO pattern preload by LDFF command
- Direct write data load to READ FIFO by WRTR command
- Consecutive read of READ FIFO by RDTR command
- Read/Write data transmission integrity secured by cyclic redundancy check using either a half or full data rate CRC
- READ/WRITE EDC on/off mode
- Programmable EDC hold pattern for CDR
- Programmable CRC READ latency = 1 to 4 t_{CK} and CRC WRITE latency = 10 to 16 t_{CK}
- Low Power modes
- On-chip temperature sensor with read-out
- Auto precharge option for each burst access
- Auto refresh & self refresh modes
- 32ms, auto refresh (16k cycles)
- Temperature sensor controlled self refresh rate and Partial Array Self Refresh
- Per-Bank / Per-2-Bank Refresh
- Optional digital t_{RAS} lockout
- On-die termination (ODT)
- ODT and output driver strength auto-calibration with external resistor ZQ
- Programmable termination and driver strength offsets (40 ohm to 60ohm)
- Internal VREF for data inputs and CA inputs with programmable levels
- Separate internal VREF for CA (Command / Address) inputs
- Vendor ID1 and ID2 for identification
- x16/x8 mode configuration set at power-up with EDC
- Pseudo-channel mode configuration set at power up with CA6
- 1.35V +/- 0.0405V supply for device operation (V_{DD})
- 1.35V +/- 0.0405V supply for I/O interface (V_{DDQ})
- 1.8 + 0.108V / - 0.054V supply for V_{PP}
- 180 ball BGA package with 0.75mm pitch

2.2 FUNCTIONAL DESCRIPTION

The GDDR6 SGRAM is a high-speed dynamic random-access memory designed for applications requiring high bandwidth. GDDR6 devices contain the following number of bits:

8 Gb has 8,589,934,592 bits
12 Gb has 12,884,901,888 bits
16 Gb has 17,179,869,184 bits
24 Gb has 25,769,803,776 bits
32 Gb has 34,359,738,368 bits

The GDDR6 SGRAM's high-speed interface is optimized for point-to-point connections to a host controller. On-die termination (ODT) is provided for all high-speed interface signals to eliminate the need for termination resistors in the system.

GDDR6 uses a 16n prefetch architecture and a DDR or QDR interface to achieve high-speed operation. The device's architecture consists of two 16 bit wide fully independent channels.

GDDR6 operates from a differential clock CK_t and CK_c. CK is common to both channels. Command and Address (CA) are registered at every rising edge of CK and every falling edge of CK. There are both single cycle and multi cycle commands. See command truth table for details.

GDDR6 uses a free running differential forwarded clock (WCK_t/WCK_c) with both input and output data registered and driven respectively at both edges of the forwarded WCK. See Clocking section for details.

Read and write accesses to GDDR6 are burst oriented; accesses start at a selected location and consists of a total of sixteen data words. Accesses begin with the registration of an Activate command, which is then followed by a Read, Write (WOM) or masked Write (WDM, WSM) command.

The row and bank address to be accessed is registered coincident with the Activate command. The address bits registered coincident with the Read, Write or masked Write command are used to select the bank and the starting column location for the burst access.

This specification includes all features and functionality required for GDDR6 SGRAM devices. In many cases the GDDR6 specification describes the behavior of a single channel.

2.3 DEFINITION OF SIGNAL STATE TERMINOLOGY

GDDR6 SGRAM will be operated in both ODT Enable (terminated) and ODT Disable (unterminated) modes. For highest data rates it is recommended to operate in the ODT Enable mode. ODT Disable mode is designed to reduce power and may operate at reduced data rates. There exist situations where ODT Enable mode can not be guaranteed for a short period of time, i.e., during power up.

Following are four terminologies defined for the state of a device (GDDR6 SGRAM or controller) signal during operation. The state of the bus will be determined by the combination of the device signal connected to the bus in the system. For example, in GDDR6 it is possible for the SGRAM pin to be tristated while the controller signal is HIGH or ODT. In both cases the bus would be HIGH if the ODT is enabled. For details on the device's signals and their function see Sections 9.1 and 9.2.

Device pin signal level:

- HIGH: A device signal is driving the Logic "1" state.
- LOW: A device signal is driving the Logic "0" state.
- Hi-Z: A device signal is tristate.
- ODT: A device signal terminates with ODT setting, which could be terminating or tristate depending on Mode Register setting.

Bus signal level:

- HIGH: One device on bus is HIGH and all other devices on bus are either ODT or Hi-Z. The voltage level on the bus would be nominally V_{DDQ} .
- LOW: One device on bus is Low and all other devices on bus are either ODT or Hi-Z. The voltage level on the bus would be nominally $V_{OL(DC)}$ if ODT was enabled, or V_{SS} if Hi-Z.
- Hi-Z: All devices on bus are Hi-Z. The voltage level on bus is undefined as the bus is floating.
- ODT: At least one device on bus is ODT and all others are Hi-Z. The voltage level on the bus would be nominally V_{DDQ} .

2.4 DEFINITION OF CLOCKING TERMINOLOGY

- Data refers to the signal being clocked (e.g. DQ by WCK and CA by CK)
- Half rate: clock is running at half of the data rate (e.g. WCK 4GHz and DQ at 8Gbps, or CK 1GHz and CA at 2Gbps)
- Quarter rate: clock is running at a quarter of the data rate (e.g. WCK 2GHz and DQ at 8Gbps)
- Eighth rate: clock is running at one eighth of the data rate (e.g. WCK internal 1GHz and DQ at 8Gbps)
- DDR (Double Data Rate): complement to half rate, referring to data relative to clock
- QDR (Quad Data Rate): complement to quarter rate, referring to data relative to clock
- ODR (Octa Data Rate): complement to eighth rate, referring to data relative to clock

2.5 CLOCKING

The GDDR6 SGRAM supports two operating modes for WCK frequency which differ in the DQ/DBI_n pin to WCK clock frequency ratio. The GDDR6 SGRAM supports DDR and QDR operating modes for WCK frequency which differ in the DQ/DBI_n to WCK clock frequency ratio.

Figure 1 illustrates the difference between a DDR WCK and a QDR WCK. Figure 60 illustrates a WRITE command with a DDR WCK clock while Figure 61 illustrates a WRITE command with a QDR WCK clock. Figure 74 illustrates a READ command with DDR WCK clocking and Figure 75 illustrates a READ command with QDR WCK clocking. Other figures in the specification are shown only with the DDR WCK for simplicity unless otherwise noted.

GDDR6 SGRAM also supports 2 granularities for the WCK data clock in the device. GDDR6 SGRAM devices can be designed with either a WCK/byte or a WCK/word. The ball-out has provisions for a WCK/byte but also supports WCK/word with the unused WCK balls as NC; the host must turn the unused WCK off.

The DRAM info bits for WCK Granularity, WCK Frequency and Internal WCK can be read by the host during the initialization process to determine the WCK architecture for the device and for devices that support multiple frequencies, MR2 OP11 allows for the mode to be set. For the frequencies for each mode see Table 68.

In both WCK QDR and DDR modes the GDDR6 device operates from a differential clock CK_t and CK_c. Command and Address (CA) are registered at every rising and falling CK edge. For both WCK DDR and QDR ratio the GDDR6 device can support either a full data rate EDC or a half data rate EDC. See EDC section for more details.

A rising CK (or WCK) edge is defined as the crossing of the positive edge of CK_t (or WCK_t) and the negative edge of CK_c (or WCK_c). A falling CK (or WCK) edge is defined as the crossing of the negative edge of CK_t (or WCK_t) and the positive edge of CK_c (or WCK_c).

Table 1 — Example Clock and Interface Signal Frequency Relationship

PIN	DDR WCK		QDR WCK		UNIT
CK_t, CK_c	1.5		1.5		GHz
CA	3.0		3.0		Gbps/pin
WCK_t, WCK_c	6.0		3.0		GHz
DQ, DBI_n	12.0		12.0		Gbps/pin
EDC	6.0	12.0	6.0	12.0	Gbps/pin