IPC-7091

2017 - June

Design and Assembly Process Implementation of 3D Components

An international standard developed by IPC

Association Connecting Electronics Industries

The Principles of Standardization

In May 1995 the IPC's Technical Activities Executive Committee (TAEC) adopted Principles of Standardization as a guiding principle of IPC's standardization efforts.

Standards Should:

- Show relationship to Design for Manufacturability (DFM) and Design for the Environment (DFE)
- Minimize time to market
- Contain simple (simplified) language
- Just include spec information
- Focus on end product performance
- Include a feedback system on use and problems for future improvement

Standards Should Not:

- Inhibit innovation
- Increase time-to-market
- Keep people out
- Increase cycle time
- Tell you how to make something
- Contain anything that cannot be defended with data

Notice

IPC Standards and Publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for his particular need. Existence of such Standards and Publications shall not in any respect preclude any member or nonmember of IPC from manufacturing or selling products not conforming to such Standards and Publication, nor shall the existence of such Standards and Publications preclude their voluntary use by those other than IPC members, whether the standard is to be used either domestically or internationally.

Recommended Standards and Publications are adopted by IPC without regard to whether their adoption may involve patents on articles, materials, or processes. By such action, IPC does not assume any liability to any patent owner, nor do they assume any obligation whatever to parties adopting the Recommended Standard or Publication. Users are also wholly responsible for protecting themselves against all claims of liabilities for patent infringement.

IPC Position Statement on Specification Revision Change

It is the position of IPC's Technical Activities Executive Committee that the use and implementation of IPC publications is voluntary and is part of a relationship entered into by customer and supplier. When an IPC publication is updated and a new revision is published, it is the opinion of the TAEC that the use of the new revision as part of an existing relationship is not automatic unless required by the contract. The TAEC recommends the use of the latest revision. Adopted October 6, 1998

Why is there a charge for this document?

Your purchase of this document contributes to the ongoing development of new and updated industry standards and publications. Standards allow manufacturers, customers, and suppliers to understand one another better. Standards allow manufacturers greater efficiencies when they can set up their processes to meet industry standards, allowing them to offer their customers lower costs.

IPC spends hundreds of thousands of dollars annually to support IPC's volunteers in the standards and publications development process. There are many rounds of drafts sent out for review and the committees spend hundreds of hours in review and development. IPC's staff attends and participates in committee activities, typesets and circulates document drafts, and follows all necessary procedures to qualify for ANSI approval.

IPC's membership dues have been kept low to allow as many companies as possible to participate. Therefore, the standards and publications revenue is necessary to complement dues revenue. The price schedule offers a 50% discount to IPC members. If your company buys IPC standards and publications, why not take advantage of this and the many other benefits of IPC membership as well? For more information on membership in IPC, please visit www.ipc.org or call 847/597-2872.

Thank you for your continued support.

IPC-7091

Design and Assembly Process Implementation of 3D Components

Developed by the 3-D Electronic Packages Subcommittee (B-11) of the Packaged Electronic Components Committee (B-10) of IPC

Users of this publication are encouraged to participate in the development of future revisions.

Contact:

IPC
3000 Lakeside Drive, Suite 105N
Bannockburn, Illinois
60015-1249
Tel 847 615.7100
Fax 847 615.7105

This Page Intentionally Left Blank

Acknowledgment

Any document involving a complex technology draws material from a vast number of sources across many continents. Shown below are the principal members of the 3-D Electronic Packages Subcommittee (B-11) of the Packages Electronic Components Committee (B-10). It is not possible to include all of those who assisted in the evolution of this standard. To each of them, the members of the IPC extend their gratitude.

Packaged Electronic Components Committee	Electronic Packages Subcommittee	Technical Liaison of the IPC Board of Directors
Chair Vern Solberg Solberg Technical Consulting	Co-Chair Dudi Amir Intel Corporation	Bob Neves Microtek Laboratories
Vice Chair Russell H. Nowland Nokia	Co-Chair Vern Solberg Solberg Technical Consulting	

Electronic Packages Subcommittee

Richard A. Allen, National Institute of Standards & Technology
Dudi Amir, Intel Corporation
Kjell Asp, Saab Bofors Dynamics AB
Stephen V.Chavez, UTC Aerospace Systems
Marie Cole, IBM Corporation
Michael Durkan, Mentor Graphics Corporation
Dennis Fritz, MacDermid Enthone Electronics Solutions
Ife Hsu, Intel Corporation
Jay Huang, Teledyne Dalsa
Bruce V. Hughes, AMRDEC MS&T EPPT
Jennie S.Hwang, H-Technologies Group
Rajesh C.Kumar, TTM Technologies
Maurice LeBlon, AI Technologies, Inc.
Steven Martell, Sonoscan Inc.
Richard McKee, PacTech USA Packaging Technologies Inc.
Craig Mitchell, Tessera Technologies, Inc.
Alton Moore, Raytheon Company
Michael Moore, U.S. Army Aviation & Missile Command
Richard Otte, PROMEX Industries, Inc.
Joel S. Peiffer, 3M Company
Keith A. Peterson, Missile Defense Agency
Ray Prasad, Ray Prasad Consultancy Group
Raj Pulugurtha, Georgia Institute of Technology
Jagadeesh Radhakrishnan, Intel Corporation
Herb Reiter, Eda2asic Consulting
Witold Roman, Wabtec Railway Electronics
Jeff Shubrooks, Raytheon Company
Vanessa Smet, Georgia Institute of Technology
Vern Solberg, Solberg Technical Consulting
Bhanu Sood, NASA Goddard Space Flight Center
Mamoru Takahashi, Asahi Glass Co., Ltd.
Marc Theeuwes, Jabil
Steve J. Vetter, NSWC Crane
Charles Woychik, Invensas Corporation

Special Recognition

In addition to the individuals recognized for their contributions, IPC thanks PROMEX Industries, Inc., Santa Clara, CA; Intel Corporation, Hillsboro, OR; and Axiom Electronics, Beaverton, OR, for hosting B-11 Subcommittee working meetings to develop IPC-7091.

This Page Intentionally Left Blank

Table of Contents

Figures

Tables

Design and Assembly Process Implementation of 3D Components

1 SCOPE

This document describes the design and assembly challenges and ways to address those challenges for implementing 3D component technology. Recognizing the effects of combining multiple uncased semiconductor die elements in a single-package format can impact individual component characteristics and can dictate suitable assembly methodology. The information contained in this standard focuses on achieving optimum functionality, process assessment, end-product reliability and repair issues associated with 3D semiconductor package assembly and processing.

1.1 Purpose Performance-driven electronic systems continue to challenge companies in search of more innovative semiconductor package methodologies. The key market driver for semiconductor package technology is to provide greater functionality and improved performance without increasing package size. The package interposer is the key enabler. Although glass-reinforced epoxy-based materials and high-density copper interconnect capability will continue to have a primary role for array-configured packaging, there is a trend toward alternative dielectric platforms as well as toward combining multiple functions within the same die element. To address this movement, an increasing number of semiconductor die developed for advanced applications now require higher I/O with contact pitch variations that are significantly smaller than the mainstream semiconductor products previously in the market. For these applications, companies are developing interposer technologies that can provide interconnect densities far superior to organic-based counterparts.

1.2 Target Audience The target audiences for this standard are managers, design/process engineers and operators who deal with:

- Implementing 3D semiconductor packaging
- Interposer, substrate and PWB design
- Board-level assembly, inspection and repair processes

1.3 Intent This standard intends to provide useful and practical information to those who are designing, developing or using 3D-packaged semiconductor components or those who are considering 3D package implementation. The 3D semiconductor package may include multiple die elements—some homogeneous and some heterogeneous. The package may also include several discrete passive SMT devices, some of which are surface mounted and some of which are integrated (embedded) within the components' substrate structure.

1.4 Definition of Requirements The imperative form of action verbs is used throughout this document to identify acceptance requirements that may require compliance, depending upon the Performance Classification of the hardware (see 12.3). To assist the User, these action verbs are in bold text.

a) The words **shall/shall not** are used whenever a requirement is intended to express a provision that is mandatory. Deviation from a **shall** or **shall not** requirement for a particular Performance Class may be considered if sufficient technical rationale/objective evidence (OE) is supplied to the User to justify the exception.

b) The word **should** is used whenever a requirement is intended to express a provision that is nonmandatory and which reflects general industry practice and/or procedure.

1.5 Implementation Challenges The next generation of 3D assembly has many implementation challenges, since the technology is complex and requires process expertise that may require foundries, outsourced semiconductor assembly and test (OSAT) providers and original design manufacturers (ODMs). There is no clear direction where 3D packages will be built, tested and assembled. The type of process to be used and the order of assembly and stacking is not defined and depends on the assembler's expertise.