

JEDEC STANDARD

POD135 - 1.35 V Pseudo Open Drain I/O

JESD8-21B

(Revision of JESD8-21A, SEPTEMBER 2013)

MARCH 2018

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION



NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to www.jedec.org under Standards and Documents for alternative contact information.

Published by
©JEDEC Solid State Technology Association 2018
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

This document may be downloaded free of charge; however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Contact JEDEC

Printed in the U.S.A.
All rights reserved

PLEASE!

DON'T VIOLATE
THE
LAW!

This document is copyrighted by JEDEC and may not be
reproduced without permission.

For information, contact:

JEDEC Solid State Technology Association
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

or refer to www.jedec.org under Standards-Documents/Copyright Information.

POD135 - 1.35V PSEUDO OPEN DRAIN I/O

(From JEDEC Board Ballot JCB-18-01, formulated under the cognizance of the JC-16 Committee on Interface Technology.)

1 Scope

This standard defines the dc and ac single-ended (data) and differential (clock) operating conditions, I/O impedances, and the termination and calibration scheme for 1.35V Pseudo Open Drain I/Os. The 1.35V Pseudo Open Drain interface, also known as POD135, is primarily used to communicate with GDDR5 or GDDR5M SGRAM devices.

Multiple Classes of POD135 are expected to reside within the family of POD135 interfaces in order to accommodate various device and market applications. The various classes standardized within the context of POD135 are documented in the appendices of this document (e.g., POD135/Class A, POD135/Class B, etc).

The core of this standard defines documents the subset of values common to all Classes of POD135 and documents specification items left to definition within a specific Class as denoted by CDV which is defined as Class Dependent Value.

The values specific to each particular class of POD135 are found in the annexes. See specific Class tables for further details. (Note it does not follow that all specification values defined in a given Class are necessarily different from the matching parameter in other Class within POD135. Multiple Classes may reuse a given specification value if appropriate to the Class requirements.)

Classes were not part of the original POD135 specification. With the addition of Classes the original POD135 values remain unchanged and grouped as POD135/Class A and POD135/Class C. The updates to the specification are included in POD135/Class B and POD135/Class D. As other devices or market applications are defined, they may use one of the already defined Class(es) or define a new Class.

2 Core POD135 Interface Standard

Table 1 – DC Operating Conditions

Parameter	Symbol	POD135			Unit	Note
		Min	Typ	Max		
Device Supply Voltage	VDD	1.3095	1.35	1.3905	V	1
Output Supply Voltage	VDDQ	1.3095	1.35	1.3905	V	1
Reference Voltage	VREF	CDV		CDV	V	2, 6
Reference Voltage for DQ and DBI_n pins	VREFD	CDV		CDV	V	2, 7
Reference Voltage for DQ and DBI_n pins	VREFD2	CDV		CDV	V	2, 7
External Reference Voltage for address and command	VREFC	CDV		CDV	V	3, 7
DC Input Logic HIGH Voltage	VIH (DC)	CDV			V	6
DC Input Logic LOW Voltage	VIL (DC)			CDV	V	6
DC Input Logic HIGH Voltage for address and command	VIHA (DC)	CDV			V	7
DC Input Logic LOW Voltage for address and command	VILA (DC)			CDV	V	7
DC Input Logic HIGH Voltage for DQ and DBI_n pins with VREFD	VIHD (DC)	CDV			V	7
DC Input Logic LOW Voltage for DQ and DBI_n pins with VREFD	VILD (DC)			CDV	V	7
DC Input Logic HIGH Voltage for DQ and DBI_n pins with VREFD2	VIHD2 (DC)	CDV			V	7
DC Input Logic LOW Voltage for DQ and DBI_n pins with VREFD2	VILD2 (DC)			CDV	V	7
Input Logic HIGH Voltage for RESET_n, SEN, MF	VIHR	CDV			V	7
Input Logic LOW Voltage for RESET_n, SEN, MF	VILR			CDV	V	7
Input logic HIGH voltage for EDC1/2 (x16 mode detect)	VIHX	CDV			V	7
Input logic LOW voltage for EDC1/2 (x16 mode detect)	VILX			CDV	V	7
Input Leakage Current Any Input $0V \leq V_{IN} \leq VDDQ$ (All other pins not under test = 0V)	I _I				μA	
Output Leakage Current (DQs are disabled; $0V \leq V_{out} \leq VDDQ$)	I _{oz}				μA	
Output Logic LOW Voltage	VOL (DC)			0.56	V	

NOTE 1 GDD55 SGRAM devices are designed to tolerate PCB designs with separate VDD and VDDQ power regulators.

NOTE 2 AC noise in the system is estimated at 50mV pk-pk for the purpose of DRAM design.

NOTE 3 External VREFC is to be provided by the controller as there is no other alternative supply.

NOTE 4 DQ/DBI_n input slew rate must be greater than or equal to 2.7V/ns. The slew rate is measured between VREFD crossing and VIHD(AC) or VILD(AC) or VREFD2 crossing and VIHD2(AC) or VILD2(AC).

NOTE 5 ADD/CMD input slew rate must be greater than or equal to 2.7V/ns. The slew rate is measured between VREFC crossing and VIHA(AC) or VILA(AC).

NOTE 6 Applicable to an interface with a single VREF for the device.

NOTE 7 Applicable to an interface with multiple VREF pins and levels