

# **JEDEC STANDARD**

---

## **Stress-Test-Driven Qualification of Integrated Circuits**

---

### **JESD47K**

(Revision of JESD47J.01, September 2017)

**AUGUST 2018**

---

**JEDEC SOLID STATE TECHNOLOGY ASSOCIATION**



## NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to [www.jedec.org](http://www.jedec.org) under Standards and Documents for alternative contact information.

Published by  
©JEDEC Solid State Technology Association 2018  
3103 North 10th Street  
Suite 240 South  
Arlington, VA 22201-2108

JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

**PRICE: Contact JEDEC**

Printed in the U.S.A.  
All rights reserved

PLEASE!

DON'T VIOLATE  
THE  
LAW!

This document is copyrighted by JEDEC and may not be  
reproduced without permission.

For information, contact:

JEDEC Solid State Technology Association  
3103 North 10th Street  
Suite 240 South  
Arlington, VA 22201-2107

or refer to [www.jedec.org](http://www.jedec.org) under Standards-Documents/Copyright Information.



## STRESS DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS

### Contents

		Page
<b>1</b>	<b>Scope .....</b>	<b>1</b>
<b>2</b>	<b>Reference documents .....</b>	<b>2</b>
2.1	Military .....	2
2.2	Industrial .....	2
<b>3</b>	<b>General requirements.....</b>	<b>3</b>
3.1	Objective.....	3
3.2	Qualification family.....	3
3.3	Lot requirements.....	3
3.4	Production requirements.....	3
3.5	Reusability of test samples .....	3
3.6	Definition of electrical test failure after stressing .....	4
3.7	Required stress tests for qualification .....	4
3.8	Pass/Fail criteria.....	4
<b>4</b>	<b>Qualification and requalification.....</b>	<b>5</b>
4.1	Qualification of a new device .....	5
4.2	Requalification of a changed device .....	5
<b>5</b>	<b>Qualification tests .....</b>	<b>6</b>
5.1	General test.....	6
5.2	Device specific tests.....	6
5.3	Wearout reliability tests.....	6
5.4	Flammability/oxygen index .....	7
5.5	Device qualification requirements .....	7
5.6	Nonhermetic package qualification test requirements .....	13
5.7	Hermetic package qualification tests .....	15
<b>6</b>	<b>Explanatory comments regarding process/product changes .....</b>	<b>16</b>
6.1	To conform to J-STD-046 .....	16
6.2	Changes that may not require re-qualification .....	17
6.3	Multiple family qualifications .....	17
6.4	Guidelines for stress tests for product/process changes .....	18
<b>7</b>	<b>Wire bond qualification requirements .....</b>	<b>19</b>
7.1	Failure criteria for wire bond shear test method (JESD22-B116) of unencapsulated and unstressed bonds ....	19
7.2	Failure criteria for wire bond shear test method (JESD22-B116) for encapsulated and stressed bonds.....	19
7.3	Failure criteria for wire bond pull testing (Mil-Std 883, Method 2011) .....	20
	Annex A (informative) Nonhermetic package temperature cycling variations for solder joint.....	21
	Annex B (informative) Sampling options with nonzero failures .....	22
	Annex C (informative) Differences between revisions .....	23



## STRESS DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS

(From JEDEC Board Ballot, JCB-18-25, formulated under the cognizance of the JC14.3 Subcommittee on Silicon Devices Reliability Qualification and Monitoring.)

---

### 1 Scope

---

This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed.

These tests are capable of stimulating and precipitating semiconductor device and packaging failure modes on free-standing components not soldered to a printed wired board (PWB), or the like (base component reliability). The objective is to precipitate failures in an accelerated manner compared to use conditions. Failure Rate projections usually require larger sample sizes than are called out in qualification testing. For guidance on projecting failure rates, refer to JESD85 Methods for Calculating Failure Rates in Units of FITs.

This qualification standard is aimed at a generic qualification for a range of use conditions, but

- may not be applicable at extreme use conditions such as military applications, automotive under-the-hood applications, or uncontrolled avionics environments
- does not cover components assembled onto a PWB, or the like, which may affect the component reliability under assembled state. This is addressed in JEP150 and e.g., typically applies to TC on WLCSP devices

Additional qualification testing tailored to meet specific requirements such as solder joint interconnect reliability can be developed by applying JESD94.

This set of tests should not be used indiscriminately. Each qualification project should be examined for:

- a) Any potential new and unique failure mechanisms.
- b) Any situations where these tests/conditions may induce invalid or overstress failures.

If it is known or suspected that failures either are due to new mechanisms or are uniquely induced by the severity of the test conditions, then the application of the test condition as stated is not recommended. Alternatively, new mechanisms or uniquely problematic stress levels should be addressed by building an understanding of the mechanism and its behavior with respect to accelerated stress conditions (Ref. JESD91, “Method for Developing Acceleration Models for Electronic Component Failure Mechanisms” and JESD94, “Application Specific Qualification using Knowledge Based Test Methodology”).

Consideration of PC board assembly-level effects may also be necessary. For guidance on this, refer to JEP150, Stress-Test-Driven Qualification of and Failure Mechanisms Associated with Assembled Solid State Surface-Mount Components.

This document does not relieve the supplier of the responsibility to assure that a product meets the complete set of its requirements.