

# **JEDEC PUBLICATION**

---

## **FOUNDRY PROCESS QUALIFICATION GUIDELINES – BACKEND OF LINE**

**(Wafer Fabrication Manufacturing Sites)**

---

**JEP001-1A**

**(Revision of JEP001A, February 2014)**

**SEPTEMBER 2018**

---

**JEDEC SOLID STATE TECHNOLOGY ASSOCIATION**



## NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to [www.jedec.org](http://www.jedec.org) under Standards and Documents for alternative contact information.

Published by  
©JEDEC Solid State Technology Association 2018  
3103 North 10th Street  
Suite 240 South  
Arlington, VA 22201-2107

This document may be downloaded free of charge; however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

**PRICE: Contact JEDEC**

Printed in the U.S.A.  
All rights reserved

PLEASE!

DON'T VIOLATE  
THE  
LAW!

This document is copyrighted by JEDEC and may not be  
reproduced without permission.

For information, contact:

JEDEC Solid State Technology Association  
3103 North 10th Street  
Suite 240 South  
Arlington, VA 22201-2107

or refer to [www.jedec.org](http://www.jedec.org) under Standards-Documents/Copyright Information.



**FOUNDRIY PROCESS QUALIFICATION GUIDELINES – BACKEND OF LINE  
(Wafer Fabrication Manufacturing Sites)**

**Contents**

	<b>Page</b>
Foreword	ii
Introduction	ii
Acronyms	iii
1 Scope	1
2 Quality system	1
3 Responsibilities	1
3.1 Level 1 qualification	1
3.2 Level 2 qualification	2
3.3 Reporting Requirements	2
4 Sample size	2
5 Use of packages	2
6 Reference documents	3
6.1 Industry standard documents	3
6.2 Selected references	4
7 Qualification test summary table	4
8 Interconnect reliability	5
8.1 Electromigration	5
8.2 Stress migration	8
8.3 Thermal cycling (copper interconnect)	10
8.4 Inter/intra-metal dielectric integrity	11
8.5 Yield reporting	13
8.6 Report requirements	14
9 Construction analysis	14
Annex A Differences between revisions	16

---

## Foreword

---

The publication is divided into three parts, backend of line (JEP001-1A), transistor level (JEP001-2A), and product level testing (JEP001-3A). The document provides methodologies for the minimum set of measurements to qualify a new semiconductor wafer process. It is written with particular reference to a generic silicon based CMOS logic technology. While it may be applicable to other technologies (e.g., analog CMOS, bipolar, BICMOS, GaAs, etc.), some sections apply specifically to CMOS. No effort was made in the present document to cover all the qualification requirements for specific other technologies, e.g., Cu/Low K interconnects or ultra-thin gate oxide.

Any qualification requirements beyond the minimum set are to be developed for the specific performance expected of the technology. The minimum set of measurements and the requirements for the qualification based on those measurements are to be determined between the foundry and its customers on an individual basis. The process technology owner (foundry) will be required to document the details of specific testing unique to the process being qualified.

The guideline documents common best practices in the semiconductor industry and updated in accordance to advancement in the semiconductor industry and JEDEC bylaws of periodic reviews.

---

## Introduction

---

This publication, was originally published as JP-001 entitled 'Foundry Process Qualification Guidelines', it was co-sponsored by JEDEC and the FSA (Fabless Semiconductor Association). It originated at the FSA as a technology specific document, and has evolved into a generic set of qualification methodologies. The JEDEC sponsoring committee is JC-14 through its JC-14.2 subcommittee on wafer level reliability.

This document encompasses and references a number of other standards and procedures, some of which are in a state of constant revision and update. While a case might be made for producing a lean, concise guideline that does not spell out specific procedures or requirements, the proposition of spelling out the essence of a comprehensive set of methodologies in one place has a practical value that outweighs the case for simplicity. (comment : the requirements are only spelled out in a number of cases. Best to be consistent and let the existing JEDEC specs speak for themselves)

This publication is split into three parts: JEP001-1A, JEP001-2A, and JEP001-3A as described below. It is intended that each part references the appropriate test and requirement noting that some tests may be performed on the package level. This standard should be read alongside reliability requirements established between the supplier and customer.

The structure of the JEDEC JEP001 series as currently conceived is as follows:

- Part 1 – Backend of line testing
- Part 2 – Transistor-level testing
- Part 3 – Product-level testing

---

**Acronyms**

---

The following acronyms have been used in this document:

WLR:	wafer level reliability
EM:	electromigration
SM:	stress migration/voiding
IMD:	inter/intra-metal dielectric
VRDB:	voltage ramp dielectric breakdown
TDDB:	time-dependent dielectric breakdown
QBD:	Charge to breakdown
TVS:	triangular voltage sweep
HTOL:	high temperature operating life
EFR:	early failure rate
FIT:	Failures in time
THB:	temperature-humidity bias
HAST:	highly-accelerated stress test
ESD:	electrostatic discharge
TQV:	technology qualification vehicle
PCM:	process control monitor
FA:	failure analysis
TC:	temperature cycling



## **FOUNDRY PROCESS QUALIFICATION GUIDELINES – BACKEND OF LINE (Wafer Fabrication Manufacturing Sites)**

(From JEDEC Board Ballot JCB-17-31, formulated under the co-sponsorship of the JC-14.2 Subcommittee on Wafer Level Reliability.)

---

### **1 Scope**

---

This document describes backend-level test and data methods for the qualification of semiconductor technologies. It does not give pass or fail values or recommend specific test equipment, test structures or test algorithms. Wherever possible, it references applicable JEDEC such as JESD47 or other widely accepted standards for requirements documentation.

There are two levels of qualification described. Level 1 is a pure process qualification intended to find reliability weaknesses. It primarily addresses technology wearout mechanisms through package or wafer level reliability tests on specially designed test structures.

Level 2 demonstrates the reliability of the process that corresponds to the reliability demands from projected or known applications. Level 2 testing can be implemented via the testing of a relevant functional technology qualification vehicle (TQV), including life test. The level 2 tests are described in Section 12. Other Reporting requirements (e.g., PCM data) are also included.

---

### **2 Quality system**

---

It is the responsibility of the foundry to have the appropriate quality system in place with special emphasis on issues relating to equipment capability, maintenance and calibration, continuous improvement and process control. In particular, a functioning SPC methodology should be demonstrated for all key processes (see EIA/JEDEC EIA-557A). As a minimum the foundry will have ISO9001 certification. The ISO9001 audit results by a third party and subsequent corrective actions on deficiencies shall be made available to the customer upon request. For those supplying to automotive applications, the foundry may also have to demonstrate requirements from the IATF TS 16949 standard to meet the needs of these products

---

### **3 Responsibilities**

---

#### **3.1 Level 1 qualification**

The foundry is responsible for the design and implementation of the level 1 test vehicle (i.e., TESTCHIP). For the special case of a foundry customer driving process development, development of the level 1 test vehicle may be shouldered in whole or in part by the customer. The foundry shall fabricate the qualification silicon, execute the described level 1 tests and create the qualification report. The tests and qualification report may be done by the foundry or third party test vendor. The qualification requirements may be reduced for a derivative process, where the parent process has already been fully qualified at the same location.