

JEDEC STANDARD

GRAPHICS DOUBLE DATA RATE (GDDR6) SGRAM STANDARD

JESD250B
(Revision of JESD250A, July 2017)

NOVEMBER 2018

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION



NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or call (703) 907-7559 or www.jedec.org

Published by
©JEDEC Solid State Technology Association 201
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

This document may be downloaded free of charge; however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Please refer to www.jedec.org

Printed in the U.S.A.
All rights reserved

PLEASE!

**DON'T VIOLATE
THE
LAW!**

This document is copyrighted by the JEDEC Solid State Technology Association
and may not be reproduced without permission.

Organizations may obtain permission to reproduce a limited number of copies
through entering into a license agreement. For information, contact:

JEDEC Solid State Technology Association
3103 North 10th Street, Suite 240S
Arlington, Virginia 22201
or call (703) 907-7559

Contents

1 SCOPE	1
2 GDDR6 SGRAM STANDARD OVERVIEW	2
2.1 FEATURES	2
2.2 FUNCTIONAL DESCRIPTION	3
2.3 DEFINITION OF SIGNAL STATE TERMINOLOGY	4
2.4 DEFINITION OF CLOCKING TERMINOLOGY	4
2.5 CLOCKING.....	5
2.6 STATE DIAGRAM.....	8
3 INITIALIZATION	10
3.1 POWER-UP SEQUENCE	10
3.2 INITIALIZATION WITH STABLE POWER	13
3.3 VENDOR ID	14
4 ADDRESS	17
4.1 COMMAND and ADDRESSING	17
4.2 COMMAND ADDRESS BUS INVERSION (CABI)	18
4.3 BANK GROUPS	19
5 TRAINING	21
5.1 INTERFACE TRAINING SEQUENCE	21
5.2 COMMAND ADDRESS TRAINING	22
5.3 WCK2CK TRAINING	27
5.4 READ TRAINING	34
5.5 WRITE TRAINING	39
6 MODE REGISTERS	42
6.1 MODE REGISTER 0 (MR0)	44
6.2 MODE REGISTER 1 (MR1)	46
6.3 MODE REGISTER 2 (MR2)	48
6.4 MODE REGISTER 3 (MR3).....	51
6.5 MODE REGISTER 4 (MR4).....	53
6.6 MODE REGISTER 5 (MR5).....	55
6.7 MODE REGISTER 6 (MR6) & MODE REGISTER 9 (MR9)	57
6.8 MODE REGISTER 7 (MR7).....	62
6.9 MODE REGISTER 8 (MR8)	64
6.11 MODE REGISTER 11 (MR11)	69
6.12 MODE REGISTER 12 (MR12)	70
6.14 MODE REGISTER 14 (MR14)	71
6.15 MODE REGISTER 15 (MR15)	72
7 OPERATION	74
7.1 COMMANDS	74
7.2 COMMAND, ADDRESS and WRITE DATA INPUT TIMINGS	76
7.3 NO OPERATION (NOP)	76
7.4 MODE REGISTER SET	77
7.5 ROW ACTIVATION	78
7.6 BANK RESTRICTIONS	79
7.7 WRITE (WOM).....	80
7.8 WRITE DATA MASK (DM)	87
7.9 MASKED WRITE DATA TIMING CONSTRAINTS	95
7.10 READ	96
7.11 DQ PREAMBLE	103
7.12 RDQS MODE	105
7.13 READ and WRITE DATA BUS INVERSION (DBI)	106
7.14 ERROR DETECTION CODE (EDC)	108
7.15 PRECHARGE	113
7.16 AUTO PRECHARGE.....	113
7.17 REFRESH and PER-BANK / PER-2-BANK REFRESH	114
7.18 SELF REFRESH	122
7.19 PARTIAL ARRAY SELF REFRESH (PASR).....	125
7.20 HIBERNATE SELF REFRESH	126
7.21 HIBERNATE SELF REFRESH WITH VDDQ OFF	127
7.22 POWER-DOWN	128

JEDEC Standard No. 250B

7.23 COMMAND TRUTH TABLES	130
7.24 CLOCK FREQUENCY CHANGE SEQUENCE	134
7.25 DYNAMIC VOLTAGE SWITCHING (DVS)	135
7.26 TEMPERATURE SENSOR	137
7.27 DUTY CYCLE CORRECTOR (DCC)	138
8 OPERATING CONDITIONS.....	139
8.1 ABSOLUTE MAXIMUM RATINGS.....	139
8.2 PAD CAPACITANCES	139
8.3 PACKAGE ELECTRICAL SPECIFICATION	140
8.4 PACKAGE THERMAL CHARACTERISTICS	141
8.5 ELECTROSTATIC DISCHARGE SENSITIVITY CHARACTERISTICS	141
8.6 AC & DC OPERATING CONDITIONS	142
8.7 POD I/O SYSTEM	147
8.8 IDD and IPP PARAMETERS and TEST CONDITIONS	150
8.9 AC TIMINGS	157
8.10 CLOCK-TO-DATA TIMING SENSITIVITY	164
8.11 1.35 V I/O DRIVER MODELS	165
8.12 1.25 V I/O DRIVER MODELS	168
9 PACKAGE SPECIFICATION	171
9.1 BALL-OUT	171
9.2 SIGNALS	172
9.3 ON DIE TERMINATION (ODT)	173
9.4 PACKAGE OUTLINE	174
9.5 x8 MODE ENABLE	175
9.6 PSEUDO-CHANNEL (PC) MODE	179
10 IEEE.1149.1 BOUNDARY SCAN	182
10.1 TEST PINS	182
10.2 TAP CONTROLLER	183
10.3 TAP REGISTERS	184
10.4 TAP INSTRUCTION SET	187
10.5 BOUNDARY SCAN OPERATION	189
10.6 INTERACTIONS BETWEEN BOUNDARY SCAN AND NORMAL DEVICE OPERATION	190
11 Annex A (informative) Differences between JESD250B and JESD250A	191

GRAPHICS DOUBLE DATA RATE 6 (GDDR6) SGRAM

(From JEDEC Board ballot JCB-18-48, formulated under the cognizance of the JC-42.3C Letter Committee on DRAM Parametrics.)

1 SCOPE

This document defines the Graphics Double Data Rate 6 (GDDR6) Synchronous Graphics Random Access Memory (SGRAM) specification, including features, functionality, package, and pin assignments.

The purpose of this Specification is to define the minimum set of requirements for 8 Gb through 16 Gb x16 dual channel GDDR6 SGRAM devices. System designs based on the required aspects of this standard will be supported by all GDDR6 SGRAM vendors providing compatible devices. Some aspects of the GDDR6 standard such as AC timings and capacitance values were not standardized. Some features are optional and therefore may vary among vendors. In all cases, vendor data sheets should be consulted for specifics. This document was created based on some aspects of the GDDR5 Standard (JESD212).