

JEDEC STANDARD

NAND Flash Interface Interoperability

JESD230D

(Revision of JESD230C, October 2016)

JUNE 2019

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION



NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to www.jedec.org under Standards and Documents for alternative contact information.

Published by
©JEDEC Solid State Technology Association 2019
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

This document may be downloaded free of charge; however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Contact JEDEC

Printed in the U.S.A.
All rights reserved

PLEASE!

DON'T VIOLATE
THE
LAW!

This document is copyrighted by JEDEC and may not be reproduced without permission.

For information, contact:

JEDEC Solid State Technology Association
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

or refer to www.jedec.org under Standards-Documents/Copyright Information.

NAND FLASH INTERFACE INTEROPERABILITY

Contents

1	Scope	1
2	Terms, definitions, abbreviations and conventions.....	1
2.1	Terms and definitions	1
2.2	Abbreviations.....	3
2.3	Conventions	3
2.4	Keywords.....	4
2.5	Byte, Word and Dword Relationships	4
2.6	Pin description.....	5
3	Physical Interface.....	7
3.1	AC/DC operating condition.....	7
3.2	AC Overshoot/Undershoot Requirements	9
3.3	Recommended DC Operating Conditions.....	10
3.3.1	DC Supply Voltage	10
3.3.2	DC Output leakage current requirements for V _{CCQ} of 1.8 V and V _{CCQ} of 1.2 V	10
3.4	Absolute Maximum DC Ratings	11
4	Package and Addressing.....	12
4.1	BGA-63 (Single x8 / x16 BGA)	12
4.2	BGA-100 (Dual x8 BGA).....	15
4.3	LGA-52.....	17
4.4	BGA-152/132/136 (Dual x8 BGA).....	18
4.5	BGA-316 (Quad x8 BGA)	25
4.6	BGA-272/252 (Quad x8 BGA)	27
4.7	CE _n to R/B _n Mapping	29
5	Command Sets for NAND Flash memory	31
5.1	Basic Command Definition.....	31
5.2	Primary & Secondary Command Definition For the Advanced Operation	32
5.3	Get Feature for each LUN	33
5.4	Set Feature for each LUN.....	33
6	Feature Address Registers	34
6.1	Feature Address 05h.....	34
6.2	Feature Address 20h.....	34
6.3	Feature Address 21h.....	35

7	Data Interface and Timing	36
7.1	Test Condition	36
7.2	ZQ Calibration	39
7.2.1	ZQ Calibration Command sets	39
7.2.2	ZQ Calibration Process	39
7.3	Driver strength	40
7.4	Package Electrical Specifications and Pad Capacitance	41
7.5	tCD Parameter	42
7.6	Additional Timing Parameter for I/O Speed Greater than 400 MT/s	43
7.7	Data Training	44
7.7.1	DCC Training	44
7.7.2	Read DQ Training	46
7.7.3	Write DQ Training (Tx Side)	47
7.7.4	Write DQ Training (Rx Side, Optional)	47
7.8	Pausing Data Input/Output	49
8	Parameter Page, revision 1	52
8.1	Parameter Page Data Structure Definition	52
8.2	Byte 0-3: Parameter page signature	56
8.3	Byte 4-5: Revision number	56
8.4	Byte 6-7: Features supported	56
8.5	Byte 8-10: Optional commands supported	57
8.6	Byte 11-12: Secondary commands supported	58
8.7	Byte 13: Number of Parameter Pages	59
8.8	Byte 14-31 : Reserved (0)	59
8.9	Byte 32-43: Device manufacturer	59
8.10	Byte 44-63: Device model	59
8.11	Byte 64-69: JEDEC manufacturer ID	59
8.12	Byte 70-79 : Reserved (0)	59
8.13	Byte 80-83: Number of data bytes per page	59
8.14	Byte 84-85: Number of spare bytes per page	59
8.15	Byte 86-91 : Reserved (0)	59
8.16	Byte 92-95: Number of pages per block	59
8.17	Byte 96-99: Number of blocks per logical unit	59
8.18	Byte 100: Number of logical units (LUNs)	59
8.19	Byte 101: Number of Address Cycles	60
8.20	Byte 102: Number of bits per cell	60
8.21	Byte 103: Number of programs per page	60

8.22	Byte 104: Multi-plane addressing	60
8.23	Byte 105: Multi-plane operation attributes	60
8.24	Byte 106-143 : Reserved (0)	61
8.25	Byte 144-145: Asynchronous SDR speed grade	61
8.26	Byte 146-147: Toggle-mode DDR2 and NV-DDR2 speed grade	61
8.27	Byte 148-149: Synchronous DDR speed grade.....	61
8.28	Byte 150: Asynchronous SDR features	61
8.29	Byte 151: Toggle-mode DDR features	61
8.30	Byte 152: Synchronous DDR features.....	62
8.31	Byte 153-154: Maximum page program time.....	62
8.32	Byte 155-156: Maximum block erase time	62
8.33	Byte 157-158: Maximum page read time.....	62
8.34	Byte 159-160: Maximum multi-plane page read time	62
8.35	Byte 161-162: Minimum change column setup time.....	62
8.36	Byte 163-164: I/O pin capacitance, typical.....	62
8.37	Byte 165-166: Input pin capacitance, typical	62
8.38	Byte 167-168: CK input pin capacitance, typical.....	63
8.39	Byte 169: Driver strength support.....	63
8.40	Byte 170-171: Program page register clear enhancement tADL value.....	63
8.41	Byte 172-173: Toggle-mode DDR3/4 and NV-DDR3 speed grade	64
8.42	Byte 174-207: Reserved (0)	64
8.43	Byte 208: Guaranteed valid blocks at beginning of target	64
8.44	Byte 209-210: Block endurance for guaranteed valid blocks.....	64
8.45	Byte 211-218: ECC information block 0.....	64
8.46	Byte 219-226: ECC information block 1	65
8.47	Byte 227-234: ECC information block 2	65
8.48	Byte 235-242: ECC information block 3	65
8.49	Byte 243 - 419 : Reserved (0)	65
8.50	Byte 420-421: Vendor specific Revision number	65
8.51	Byte 422-509: Vendor specific.....	65
8.52	Byte 510-511: Integrity CRC.....	66
8.53	Byte 512-1023: Redundant Parameter Page 1	66
8.54	Byte 1024-1535: Redundant Parameter Page 2	66
8.55	Byte 1536+: Additional Redundant Parameter Pages	66
Annex A (informative) Differences between revisions.....		67

NAND FLASH INTERFACE INTEROPERABILITY

(From JEDEC Board Ballot JCB-18-54, formulated under the cognizance of the JC-42.4 Subcommittee on Nonvolatile Memory Devices.)

1 Scope

This standard was jointly developed by JEDEC and the Open NAND Flash Interface Workgroup, hereafter referred to as ONFI. This standard defines a standard NAND flash device interface interoperability standard that provides means for system be designed that can support Asynchronous SDR, Synchronous DDR and Toggle DDR NAND flash devices that are interoperable between JEDEC and ONFI member implementations.

2 Terms, definitions, abbreviations and conventions

2.1 Terms and definitions

address: A character or group of characters that identifies a register, a particular part of storage, or some other data source or destination. (Ref. ANSI X3.172 and JESD88.)

NOTE 1 In a nonvolatile memory array, the address consists of characters, typically hexadecimal, to identify the row and column location of the memory cell(s).

NOTE 2 For NAND nonvolatile memory devices, the row address is for a page, block, or logical unit number (LUN); the column address is for the byte or word within a page.

NOTE 3 The least significant bit of the column address is zero for the source synchronous data interface.

asynchronous: Describing operation in which the timing is not controlled by a clock.

NOTE For a NAND nonvolatile memory, asynchronous also means that data is latched with the WE_n signal for the write operation and the RE_n signal for the read operation.

block: A continuous range of memory addresses. (Ref. IEC 748-2 and JESD88.)

NOTE 1 The number of addresses included in the range is frequently equal to 2^n , where n is the number of bits in the address.

NOTE 2 For nonvolatile memories, a block consists of multiple pages and is the smallest addressable memory segment within a memory device for the erase operation.

column: In a nonvolatile memory array, a series of memory cells whose sources and/or drains are connected via a bit line.

NOTE 1 Depending on the nonvolatile memory array, the bit line is accessed via the column select transistor, the column address decoder, or other decoding scheme.

NOTE 2 In nonvolatile memory device, a column decoder accesses a bit (x1), byte (x8), word (x16), or Dword (x32) either individually or within a page.

NOTE 3 In a typical schematic of a memory array, the column is in the vertical direction.