

# **JEDEC STANDARD**

---

## **Byte Addressable Energy Backed Interface**

---

### **JESD245C**

(Revision of JESD245B.01, September 2017)

---

**SEPTEMBER 2019**

---

**JEDEC SOLID STATE TECHNOLOGY ASSOCIATION**



## NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to [www.jedec.org](http://www.jedec.org) under Standards and Documents for alternative contact information.

Published by  
©JEDEC Solid State Technology Association 2019  
3103 North 10th Street  
Suite 240 South  
Arlington, VA 22201-2108

JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

**PRICE: Contact JEDEC**

Printed in the U.S.A.  
All rights reserved

PLEASE!

DON'T VIOLATE  
THE  
LAW!

This document is copyrighted by JEDEC and may not be  
reproduced without permission.

For information, contact:

JEDEC Solid State Technology Association  
3103 North 10th Street  
Suite 240 South  
Arlington, VA 22201-2107

or refer to [www.jedec.org](http://www.jedec.org) under Standards-Documents/Copyright Information.

**BYTE ADDRESSABLE ENERGY BACKED INTERFACE**

Contents	
Foreword .....	xii
Introduction.....	xii
1 Scope .....	1
2 Normative references .....	1
2.1 Overview.....	1
2.2 JEDEC standards .....	1
2.3 Management interface standards.....	1
2.4 NIST (National Institute of Standards and Technology) standards .....	2
2.5 NIST CAVP (Cryptographic Algorithm Validation Program) .....	3
2.6 NIST CMVP (Cryptographic Module Validation Program).....	3
2.7 IEEE standards.....	3
2.8 Common Criteria standards .....	4
2.9 TCG (Trusted Computing Group) standards .....	5
2.10 Best practices .....	5
3 Terms and definitions.....	6
3.1 Acronyms .....	6
3.2 Terms and definitions .....	7
3.3 Keywords .....	8
3.4 Conventions .....	9
4 Introduction .....	10
5 I <sup>2</sup> C.....	11
5.1 I <sup>2</sup> C bus.....	11
5.2 I <sup>2</sup> C transactions .....	11
5.2.1 I <sup>2</sup> C Read Byte transaction .....	12
5.2.2 I <sup>2</sup> C Write Byte transaction .....	12
5.2.3 I <sup>2</sup> C Read Word transaction .....	12
5.2.4 I <sup>2</sup> C Write Word transaction.....	12
5.2.5 I <sup>2</sup> C Block Read transaction .....	13
5.2.6 I <sup>2</sup> C Block Write transaction .....	13
5.2.7 I <sup>2</sup> C Transactions to Reserved offsets .....	13
5.2.8 Illegal I <sup>2</sup> C transactions .....	13
5.2.9 I <sup>2</sup> C resets .....	13
5.3 Paging .....	14
5.4 Typed Block Data .....	15
6 Serial Presence Detect.....	16
6.1 Byte Addressable Energy Backed Interface discovery .....	16

7	Features .....	17
7.1	Controller Ready .....	17
7.2	Operations .....	17
7.2.1	Catastrophic Save operation.....	17
7.2.1.1	START_CSAVE bit.....	19
7.2.1.2	SAVE_n pin .....	19
7.2.1.3	RESET_n pin .....	21
7.2.2	Restore operation .....	21
7.2.3	Erase operation.....	22
7.2.4	Arm operation .....	23
7.2.5	Management operations .....	23
7.2.6	Set Energy Source Policy operation.....	23
7.2.7	Set Event Notification operation.....	24
7.2.8	Firmware operations .....	24
7.2.9	Factory Default operation .....	25
7.2.10	Reset Controller operation .....	26
7.2.11	Operational Unit operations .....	27
7.2.12	Atomic Save and Erase operation .....	28
7.2.13	Abort operation .....	28
7.2.13.1	Aborting a Catastrophic Save operation .....	28
7.2.13.2	Aborting a Restore operation .....	28
7.2.13.3	Aborting an Erase operation .....	29
7.2.13.4	Aborting an Arm operation .....	29
7.2.13.5	Aborting Firmware operations .....	29
7.2.13.6	Aborting a Factory Default operation .....	29
7.2.13.7	Aborting Operational Unit operations.....	29
7.3	Energy Source.....	30
7.3.1	Local Energy Source.....	30
7.3.2	Tethered Energy Source.....	30
7.3.3	Host Energy Source .....	30
7.3.4	Shared Energy Source.....	30
7.3.5	Energy Source Policy.....	30
7.4	Event Notification.....	31
7.5	Error and Warning Thresholds.....	31
7.6	Module Firmware.....	32
7.7	CRC Algorithm.....	35
7.8	Error Injection.....	35
7.9	Statistics .....	36
7.10	Thermal.....	37
7.11	Host Area .....	37
7.12	V3endor Log Page .....	38
7.13	Vendor-Specific .....	38
7.14	LCOM interface.....	38
7.15	Label Data.....	38
7.16	Catastrophic Save transition registers .....	39
7.17	Security Protocol Data .....	39

8	Register Map .....	40
8.1	Page 0 register map .....	41
8.1.1	Paging Mechanism registers .....	45
8.1.1.1	OPEN_PAGE – Offset 0x00.....	45
8.1.1.2	STD_NUM_PAGES – Offset 0x01 .....	45
8.1.1.3	VENDOR_START_PAGES – Offset 0x02.....	45
8.1.1.4	VENDOR_NUM_PAGES – Offset 0x03 .....	45
8.1.2	Version registers .....	45
8.1.2.1	HWREV – Offset 0x04.....	45
8.1.2.2	SPECREV – Offset 0x06 .....	46
8.1.2.3	SLOT0_FWREV0 – Offset 0x07.....	46
8.1.2.4	SLOT0_FWREV1 – Offset 0x08.....	46
8.1.2.5	SLOT1_FWREV0 – Offset 0x09.....	46
8.1.2.6	SLOT1_FWREV1 – Offset 0x0A.....	47
8.1.2.7	SLOT0_SUBFWREV – Offset 0x0B .....	47
8.1.2.8	SLOT1_SUBFWREV – Offset 0x0C .....	47
8.1.3	Characteristics registers .....	47
8.1.3.1	CAPABILITIES0 – Offset 0x10.....	47
8.1.3.2	CAPABILITIES1 – Offset 0x11 .....	48
8.1.3.3	ENERGY_SOURCE_POLICY – Offset 0x14 .....	49
8.1.3.4	HOST_MAX_OPERATION_RETRY – Offset 0x15 .....	49
8.1.3.5	CSAVE_TRIGGER_SUPPORT – Offset 0x16.....	49
8.1.3.6	EVENT_NOTIFICATION_SUPPORT – Offset 0x17 .....	50
8.1.3.7	CSAVE_TIMEOUT0 – Offset 0x18.....	50
8.1.3.8	CSAVE_TIMEOUT1 – Offset 0x19.....	50
8.1.3.9	PAGE_SWITCH_LATENCY0 – Offset 0x1A .....	51
8.1.3.10	PAGE_SWITCH_LATENCY1 – Offset 0x1B.....	51
8.1.3.11	RESTORE_TIMEOUT0 – Offset 0x1C .....	51
8.1.3.12	RESTORE_TIMEOUT1 – Offset 0x1D.....	51
8.1.3.13	ERASE_TIMEOUT0 – Offset 0x1E.....	51
8.1.3.14	ERASE_TIMEOUT1 – Offset 0x1F.....	52
8.1.3.15	ARM_TIMEOUT0 – Offset 0x20.....	52
8.1.3.16	ARM_TIMEOUT1 – Offset 0x21.....	52
8.1.3.17	FIRMWARE_OPS_TIMEOUT0 – Offset 0x22.....	52
8.1.3.18	FIRMWARE_OPS_TIMEOUT1 – Offset 0x23 .....	53
8.1.3.19	ABORT_CMD_TIMEOUT – Offset 0x24 .....	53
8.1.3.20	MAX_RUNTIME_POWER0 – Offset 0x27 .....	53
8.1.3.21	MAX_RUNTIME_POWER1 – Offset 0x28 .....	53
8.1.3.22	CSAVE_POWER_REQ0 – Offset 0x29.....	54
8.1.3.23	CSAVE_POWER_REQ1 – Offset 0x2A.....	54
8.1.3.24	CSAVE_IDLE_POWER_REQ0 – Offset 0x2B .....	54
8.1.3.25	CSAVE_IDLE_POWER_REQ1 – Offset 0x2C .....	54
8.1.3.26	CSAVE_MIN_VOLT_REQ0 – Offset 0x2D .....	55
8.1.3.27	CSAVE_MIN_VOLT_REQ1 – Offset 0x2E.....	55
8.1.3.28	CSAVE_MAX_VOLT_REQ0 – Offset 0x2F .....	55
8.1.3.29	CSAVE_MAX_VOLT_REQ1 – Offset 0x30.....	56
8.1.3.30	VENDOR_LOG_PAGE_SIZE – Offset 0x31 .....	56
8.1.3.31	REGION_BLOCK_SIZE – Offset 0x32.....	56
8.1.3.32	OPERATIONAL_UNIT_OPS_TIMEOUT0 – Offset 0x33 .....	56
8.1.3.33	OPERATIONAL_UNIT_OPS_TIMEOUT1 – Offset 0x34 .....	57

8.1.3.34	FACTORY_DEFAULT_TIMEOUT0 – Offset 0x35	57
8.1.3.35	FACTORY_DEFAULT_TIMEOUT1 – Offset 0x36	57
8.1.3.36	MIN_OPERATING_TEMP0 – Offset 0x38	57
8.1.3.37	MIN_OPERATING_TEMP1 – Offset 0x39	58
8.1.3.38	MAX_OPERATING_TEMP0 – Offset 0x3A	58
8.1.3.39	MAX_OPERATING_TEMP1 – Offset 0x3B	58
8.1.4	Runtime Command registers	59
8.1.4.1	NVDIMM_MGT_CMD0 – Offset 0x40	59
8.1.4.2	NVDIMM_MGT_CMD1 – Offset 0x41	60
8.1.4.3	NVDIMM_FUNC_CMD – Offset 0x43	60
8.1.4.4	ARM_CMD – Offset 0x45	61
8.1.4.5	SET_EVENT_NOTIFICATION_CMD – Offset 0x47	61
8.1.4.6	SET_ES_POLICY_CMD – Offset 0x49	62
8.1.4.7	FIRMWARE_OPS_CMD – Offset 0x4A	62
8.1.4.8	OPERATIONAL_UNIT_OPS_CMD – Offset 0x4B	63
8.1.4.9	SECURITY_PROTOCOL_SPECIFIC0 – Offset 0x4C	63
8.1.4.10	SECURITY_PROTOCOL_SPECIFIC1 – Offset 0x4D	63
8.1.4.11	SECURITY_PROTOCOL_TYPE – Offset 0x4E	64
8.1.5	Runtime Command Status registers	64
8.1.5.1	NVDIMM_READY – Offset 0x60	64
8.1.5.2	NVDIMM_CMD_STATUS0 – Offset 0x61	64
8.1.5.3	NVDIMM_CMD_STATUS1 – Offset 0x62	65
8.1.5.4	CSAVE_STATUS – Offset 0x64	65
8.1.5.5	RESTORE_STATUS – Offset 0x66	66
8.1.5.6	ERASE_STATUS – Offset 0x68	66
8.1.5.7	ARM_STATUS – Offset 0x6A	67
8.1.5.8	FACTORY_DEFAULT_STATUS – Offset 0x6C	67
8.1.5.9	SET_EVENT_NOTIFICATION_STATUS – Offset 0x6E	68
8.1.5.10	SET_ES_POLICY_STATUS – Offset 0x70	69
8.1.5.11	FIRMWARE_OPS_STATUS – Offset 0x71	69
8.1.5.12	OPERATIONAL_UNIT_OPS_STATUS – Offset 0x72	70
8.1.5.13	ERASE_FAIL_INFO register – Offset 0x73	70
8.1.5.14	FACTORY_DEFAULT_STATUS_FAIL_INFO register – Offset 0x74	70
8.1.5.15	FIRMWARE_OPS_FAIL_INFO register – Offset 0x75	71
8.1.5.16	ARM_FAIL_INFO register – Offset 0x76	71
8.1.5.17	RESTORE_FAIL_INFO – Offset 0x88	72
8.1.5.18	OPERATIONAL_UNIT_FAIL_INFO – Offset 0x8F	72
8.1.6	Catastrophic Save registers	73
8.1.6.1	CSAVE_INFO – Offset 0x80	73
8.1.6.2	CSAVE_FAIL_INFO0 – Offset 0x84	73
8.1.6.3	CSAVE_FAIL_INFO1 – Offset 0x85	74
8.1.7	Thresholds registers	75
8.1.7.1	NVM_LIFETIME_ERROR_THRESHOLD – Offset 0x90	75
8.1.7.2	ES_LIFETIME_ERROR_THRESHOLD – Offset 0x91	75
8.1.7.3	ES_TEMP_ERROR_HIGH_THRESHOLD0 – Offset 0x94	75
8.1.7.4	ES_TEMP_ERROR_HIGH_THRESHOLD1 – Offset 0x95	75
8.1.7.5	ES_TEMP_ERROR_LOW_THRESHOLD0 – Offset 0x96	76
8.1.7.6	ES_TEMP_ERROR_LOW_THRESHOLD1 – Offset 0x97	76
8.1.7.7	NVM_LIFETIME_WARNING_THRESHOLD – Offset 0x98	76
8.1.7.8	ES_LIFETIME_WARNING_THRESHOLD – Offset 0x99	76

8.1.7.9 ES_TEMP_WARNING_HIGH_THRESHOLD0 – Offset 0x9C.....	77
8.1.7.10 ES_TEMP_WARNING_HIGH_THRESHOLD1 – Offset 0x9D.....	77
8.1.7.11 ES_TEMP_WARNING_LOW_THRESHOLD0 – Offset 0x9E.....	77
8.1.7.12 ES_TEMP_WARNING_LOW_THRESHOLD1 – Offset 0x9F.....	77
8.1.8 Module registers.....	78
8.1.8.1 MODULE_HEALTH – Offset 0xA0.....	78
8.1.8.2 MODULE_HEALTH_STATUS0 – Offset 0xA1.....	79
8.1.8.3 MODULE_HEALTH_STATUS1 – Offset 0xA2.....	79
8.1.8.4 ERROR_THRESHOLD_STATUS – Offset 0xA5.....	80
8.1.8.5 WARNING_THRESHOLD_STATUS – Offset 0xA7.....	81
8.1.8.6 AUTO_ES_HEALTH_FREQUENCY – Offset 0xA9.....	81
8.1.8.7 MODULE_OPS_CONFIG – Offset 0xAA.....	81
8.1.9 NVM Subsystem registers.....	83
8.1.9.1 NVM_LIFETIME – Offset 0xC0.....	83
8.2 Page 1 register map.....	83
8.2.1 Paging Mechanism registers.....	85
8.2.1.1 OPEN_PAGE – Offset 0x00.....	85
8.2.2 Energy Source Version registers.....	85
8.2.2.1 ES_HWREV – Offset 0x04.....	85
8.2.2.2 ES_FWREV0 – Offset 0x06.....	85
8.2.2.3 ES_FWREV1 – Offset 0x07.....	85
8.2.2.4 SLOT0_ES_FWREV0 – Offset 0x08.....	85
8.2.2.5 SLOT0_ES_FWREV1 – Offset 0x09.....	86
8.2.2.6 SLOT1_ES_FWREV0 – Offset 0x0A.....	86
8.2.2.7 SLOT1_ES_FWREV1 – Offset 0x0B.....	86
8.2.3 Energy Source Characteristics registers.....	86
8.2.3.1 ES_CHARGE_TIMEOUT0 – Offset 0x10.....	86
8.2.3.2 ES_CHARGE_TIMEOUT1 – Offset 0x11.....	86
8.2.3.3 ES_ATTRIBUTES – Offset 0x14.....	87
8.2.3.4 ES_TECH – Offset 0x15.....	87
8.2.3.5 MIN_ES_OPERATING_TEMP0 – Offset 0x16.....	87
8.2.3.6 MIN_ES_OPERATING_TEMP1 – Offset 0x17.....	88
8.2.3.7 MAX_ES_OPERATING_TEMP0 – Offset 0x18.....	88
8.2.3.8 MAX_ES_OPERATING_TEMP1 – Offset 0x19.....	88
8.2.4 Energy Source Runtime Command registers.....	88
8.2.4.1 ES_FUNC_CMD0 – Offset 0x30.....	88
8.2.5 Energy Source Runtime Command Status registers.....	89
8.2.5.1 ES_CMD_STATUS0 – Offset 0x50.....	89
8.2.6 Energy Source registers.....	89
8.2.6.1 ES_LIFETIME – Offset 0x70.....	89
8.2.6.2 ES_TEMP0 – Offset 0x71.....	89
8.2.6.3 ES_TEMP1 – Offset 0x72.....	90
8.2.6.4 ES_RUNTIME0 – Offset 0x73.....	90
8.2.6.5 ES_RUNTIME1 – Offset 0x74.....	90

8.3 Page 2 register map .....	91
8.3.1 Paging Mechanism registers .....	92
8.3.1.1 OPEN_PAGE – Offset 0x00.....	92
8.3.2 Device Statistics registers .....	93
8.3.2.1 LAST_CSAVE_DURATION0 – Offset 0x04.....	93
8.3.2.2 LAST_CSAVE_DURATION1 – Offset 0x05.....	93
8.3.2.3 LAST_RESTORE_DURATION0 – Offset 0x06 .....	93
8.3.2.4 LAST_RESTORE_DURATION1 – Offset 0x07 .....	93
8.3.2.5 LAST_ERASE_DURATION0 – Offset 0x08 .....	94
8.3.2.6 LAST_ERASE_DURATION1 – Offset 0x09 .....	94
8.3.2.7 CSAVE_SUCCESS_COUNT0 – Offset 0x0A.....	94
8.3.2.8 CSAVE_SUCCESS_COUNT1 – Offset 0x0B.....	94
8.3.2.9 RESTORE_SUCCESS_COUNT0 – Offset 0x0C .....	94
8.3.2.10 RESTORE_SUCCESS_COUNT1 – Offset 0x0D .....	95
8.3.2.11 ERASE_SUCCESS_COUNT0 – Offset 0x0E.....	95
8.3.2.12 ERASE_SUCCESS_COUNT1 – Offset 0x0F.....	95
8.3.2.13 POWER_CYCLE_COUNT0 – Offset 0x10.....	95
8.3.2.14 POWER_CYCLE_COUNT1 – Offset 0x11.....	95
8.3.2.15 CSAVE_FAILURE_COUNT0 – Offset 0x12.....	95
8.3.2.16 CSAVE_FAILURE_COUNT1 – Offset 0x13.....	96
8.3.2.17 RESTORE_FAILURE_COUNT0 – Offset 0x14 .....	96
8.3.2.18 RESTORE_FAILURE_COUNT1 – Offset 0x15 .....	96
8.3.2.19 ERASE_FAILURE_COUNT0 – Offset 0x16 .....	96
8.3.2.20 ERASE_FAILURE_COUNT1 – Offset 0x17 .....	96
8.3.2.21 LAST_ARM_DURATION0 – Offset 0x18.....	96
8.3.2.22 LAST_ARM_DURATION1 – Offset 0x19.....	97
8.3.2.23 LAST_FACTORY_DEFAULT_DURATION0 – Offset 0x1A .....	97
8.3.2.24 LAST_FACTORY_DEFAULT_DURATION1 – Offset 0x1B .....	97
8.3.2.25 LAST_FIRMWARE_OPS_DURATION0 – Offset 0x1C .....	97
8.3.2.26 LAST_FIRMWARE_OPS_DURATION1 – Offset 0x1D .....	97
8.3.2.27 LAST_OPERATIONAL_UNIT_OPS_DURATION0 – Offset 0x1E.....	98
8.3.2.28 LAST_OPERATIONAL_UNIT_OPS_DURATION1 – Offset 0x1F.....	98
8.3.2.29 ARM_SUCCESS_COUNT0 – Offset 0x20 .....	98
8.3.2.30 ARM_SUCCESS_COUNT1 – Offset 0x21 .....	98
8.3.2.31 FACTORY_DEFAULT_SUCCESS_COUNT0 – Offset 0x22.....	98
8.3.2.32 FACTORY_DEFAULT_SUCCESS_COUNT1 – Offset 0x23.....	98
8.3.2.33 FIRMWARE_SUCCESS_COUNT0 – Offset 0x24 .....	98
8.3.2.34 FIRMWARE_SUCCESS_COUNT1 – Offset 0x25 .....	99
8.3.2.35 OPERATIONAL_UNIT_SUCCESS_COUNT0 – Offset 0x26 .....	99
8.3.2.36 OPERATIONAL_UNIT_SUCCESS_COUNT1 – Offset 0x27 .....	99
8.3.2.37 ARM_FAILURE_COUNT0 – Offset 0x28.....	99
8.3.2.38 ARM_FAILURE_COUNT1 – Offset 0x29.....	99
8.3.2.39 FACTORY_DEFAULT_FAILURE_COUNT0 – Offset 0x2A .....	99
8.3.2.40 FACTORY_DEFAULT_FAILURE_COUNT1 – Offset 0x2B.....	99
8.3.2.41 FIRMWARE_FAILURE_COUNT0 – Offset 0x2C.....	100
8.3.2.42 FIRMWARE_FAILURE_COUNT1 – Offset 0x2D.....	100
8.3.2.43 OPERATIONAL_UNIT_FAILURE_COUNT0 – Offset 0x2E .....	100
8.3.2.44 OPERATIONAL_UNIT_FAILURE_COUNT1 – Offset 0x2F .....	100

8.3.3 Error Injection registers .....	101
8.3.3.1 INJECT_OPS_FAILURES0 – Offset 0x60 .....	101
8.3.3.2 INJECT_OPS_FAILURES1 – Offset 0x61 .....	102
8.3.3.3 INJECT_ES_FAILURES – Offset 0x64.....	103
8.3.3.4 INJECT_FW_FAILURES – Offset 0x65 .....	104
8.3.3.5 INJECT_BAD_BLOCK_CAP – Offset 0x67.....	104
8.3.3.6 INJECT_ERROR_TYPE – Offset 0x68 .....	104
8.3.4 Host Area registers.....	105
8.3.4.1 DRAM_ECC_ERROR_COUNT – Offset 0x80.....	105
8.3.4.2 DRAM_THRESHOLD_ECC_COUNT – Offset 0x81 .....	105
8.3.4.3 HOST_MANAGED_ES_ATTRIBUTES – Offset 0x82.....	105
8.3.4.4 HOST_CSAVE_FAIL – Offset 0x83 .....	106
8.3.4.5 HOST_CSAVE_WORKFLOW_FAILURE_COUNT0 – Offset 0x84 .....	106
8.3.4.6 HOST_CSAVE_WORKFLOW_FAILURE_COUNT1 – Offset 0x85 .....	106
8.4 Page 3 register map.....	107
8.4.1 Paging Mechanism registers .....	108
8.4.1.1 OPEN_PAGE – Offset 0x00.....	108
8.4.2 Typed Block Data registers.....	109
8.4.2.1 TYPED_BLOCK_DATA – Offset 0x04 .....	109
8.4.2.2 REGION_ID0 – Offset 0x05 .....	109
8.4.2.3 REGION_ID1 – Offset 0x06 .....	109
8.4.2.4 BLOCK_ID – Offset 0x07.....	110
8.4.2.5 TYPED_BLOCK_DATA_SIZE0 – Offset 0x08.....	110
8.4.2.6 TYPED_BLOCK_DATA_SIZE1 – Offset 0x09.....	110
8.4.2.7 TYPED_BLOCK_DATA_SIZE2 – Offset 0x0A.....	110
8.4.2.8 OPERATIONAL_UNIT_ID0 – Offset 0x0C .....	110
8.4.2.9 OPERATIONAL_UNIT_ID1 – Offset 0x0D.....	110
8.4.2.10 OPERATIONAL_UNIT_SIZE0 – Offset 0x10.....	111
8.4.2.11 OPERATIONAL_UNIT_SIZE1 – Offset 0x11 .....	111
8.4.2.12 OPERATIONAL_UNIT_SIZE2 – Offset 0x12.....	111
8.4.2.13 OPERATIONAL_UNIT_CRC0 – Offset 0x14 .....	111
8.4.2.14 OPERATIONAL_UNIT_CRC1 – Offset 0x15 .....	111
8.4.3 Firmware Update registers .....	112
8.4.3.1 FW_REGION_CRC0 – Offset 0x40.....	112
8.4.3.2 FW_REGION_CRC1 – Offset 0x41.....	112
8.4.3.3 FW_SLOT_INFO – Offset 0x42 .....	112
8.4.4 Byte and Word Transaction Data registers for Typed Block Data .....	112
8.4.4.1 TYPED_BLOCK_DATA_BYTE0 – Offset 0x80.....	112
8.4.4.2 TYPED_BLOCK_DATA_BYTE1 – Offset 0x81 .....	113
8.4.4.3 TYPED_BLOCK_DATA_BYTE2 – Offset 0x82.....	113
8.4.4.4 TYPED_BLOCK_DATA_BYTE3 – Offset 0x83.....	113
8.4.4.5 TYPED_BLOCK_DATA_BYTE4 – Offset 0x84.....	113
8.4.4.6 TYPED_BLOCK_DATA_BYTE5 – Offset 0x85.....	113
8.4.4.7 TYPED_BLOCK_DATA_BYTE6 – Offset 0x86.....	113
8.4.4.8 TYPED_BLOCK_DATA_BYTE7 – Offset 0x87.....	113
8.4.4.9 TYPED_BLOCK_DATA_BYTE8 – Offset 0x88.....	114
8.4.4.10 TYPED_BLOCK_DATA_BYTE9 – Offset 0x89.....	114
8.4.4.11 TYPED_BLOCK_DATA_BYTE10 – Offset 0x8A.....	114
8.4.4.12 TYPED_BLOCK_DATA_BYTE11 – Offset 0x8B .....	114
8.4.4.13 TYPED_BLOCK_DATA_BYTE12 – Offset 0x8C .....	114

8.4.4.14 TYPED_BLOCK_DATA_BYTE13 – Offset 0x8D .....	114
8.4.4.15 TYPED_BLOCK_DATA_BYTE14 – Offset 0x8E .....	114
8.4.4.16 TYPED_BLOCK_DATA_BYTE15 – Offset 0x8F.....	115
8.4.4.17 TYPED_BLOCK_DATA_BYTE16 – Offset 0x90.....	115
8.4.4.18 TYPED_BLOCK_DATA_BYTE17 – Offset 0x91.....	115
8.4.4.19 TYPED_BLOCK_DATA_BYTE18 – Offset 0x92.....	115
8.4.4.20 TYPED_BLOCK_DATA_BYTE19 – Offset 0x93.....	115
8.4.4.21 TYPED_BLOCK_DATA_BYTE20 – Offset 0x94.....	115
8.4.4.22 TYPED_BLOCK_DATA_BYTE21 – Offset 0x95.....	115
8.4.4.23 TYPED_BLOCK_DATA_BYTE22 – Offset 0x96.....	116
8.4.4.24 TYPED_BLOCK_DATA_BYTE23 – Offset 0x97.....	116
8.4.4.25 TYPED_BLOCK_DATA_BYTE24 – Offset 0x98.....	116
8.4.4.26 TYPED_BLOCK_DATA_BYTE25 – Offset 0x99.....	116
8.4.4.27 TYPED_BLOCK_DATA_BYTE26 – Offset 0x9A.....	116
8.4.4.28 TYPED_BLOCK_DATA_BYTE27 – Offset 0x9B.....	116
8.4.4.29 TYPED_BLOCK_DATA_BYTE28 – Offset 0x9C.....	116
8.4.4.30 TYPED_BLOCK_DATA_BYTE29 – Offset 0x9D.....	117
8.4.4.31 TYPED_BLOCK_DATA_BYTE30 – Offset 0x9E.....	117
8.4.4.32 TYPED_BLOCK_DATA_BYTE31 – Offset 0x9F.....	117
8.4.5 Block Transaction Data registers for Typed Blocked Data .....	117
8.4.5.1 TYPED_BLOCK_DATA_OFFSET – Offset 0xE0 .....	117
8.5 Page 4 register map.....	118
8.5.1 OPEN_PAGE – Offset 0x00.....	118
8.5.2 PDA_SUPPORTED – Offset 0x04.....	118
8.5.3 PDA_VALID – Offset 0x05 .....	119
8.5.4 MRx_SHARED registers – Offsets 0x10-0x11 to 0x1C-0x1D .....	119
8.6 Page 5 register map.....	120
8.6.1 OPEN_PAGE – Offset 0x00.....	121
8.6.2 MRx_PDA_SDRAMyy registers – Offsets 0x10-0x11 to 0xFE-0xFF .....	121
8.7 Page 6 register map.....	121
8.7.1 OPEN_PAGE – Offset 0x00.....	121
8.7.2 RCD_FUNCTIONS_SUPPORTED0 – Offset 0x04 .....	121
8.7.3 RCD_FUNCTIONS_SUPPORTED1 – Offset 0x05 .....	122
8.7.4 RCD_FUNCTIONS_VALID0 – Offset 0x06.....	122
8.7.5 RCD_FUNCTIONS_VALID1 – Offset 0x07.....	122
8.7.6 Control Word registers.....	122
8.8 Page 7 register map.....	123
8.8.1 OPEN_PAGE – Offset 0x00.....	123
8.8.2 Control Word registers.....	123
8.9 Page 8 register map.....	123
8.9.1 OPEN_PAGE – Offset 0x00.....	124
8.9.2 Control Word registers.....	124
8.10 Page 9 register map.....	124
8.10.1 OPEN_PAGE – Offset 0x00.....	124
8.10.2 Control Word registers.....	124

9	Host Operation Workflows .....	125
9.1	Controller Ready workflow .....	125
9.2	Catastrophic Save workflow .....	125
9.3	Restore workflow .....	126
9.4	Arm workflow .....	126
9.5	Erase workflow .....	127
9.6	Abort Running Operation workflow .....	127
9.7	Firmware Update workflow .....	128
9.8	Typed Block Data workflow .....	133
9.8.1	Reading Typed Block Data workflow .....	134
9.8.2	Writing Typed Block Data workflow .....	135
	ANNEX A (normative) SDRAM and RCD Requirements for NVRDIMM-N Modules .....	136
A.1	SDRAM and RCD requirements during a Catastrophic Save operation.....	136
A.2	SDRAM and RCD requirements related to a Restore operation.....	136
A.2.1	Overview .....	136
A.2.2	Restore operation requirements.....	137
A.2.2.1	SDRAMs during a Restore operation .....	137
A.2.2.2	RCD during a Restore operation .....	137
A.2.3	Post-restore transition entry requirements .....	137
A.2.3.1	SDRAMs for the post-restore transition .....	138
A.2.3.2	RCD for a post-restore transition .....	143
A.2.4	Post-restore transition exit requirements.....	144
A.2.4.1	Host reprogramming the RCD after a post-restore transition .....	144
A.2.4.2	Host reprogramming the SDRAMs after a post-restore transition.....	147
	ANNEX B (normative) Self-encrypting NVDIMM-N .....	148
B.1	Overview .....	148
B.2	Requirements.....	150
B.3	Data encryption and decryption engines .....	151
B.3.1	Encryption algorithm.....	151
B.3.2	Block cipher mode .....	151
B.4	RBG (random bit generator) engine .....	153
B.4.1	RBG overview.....	153
B.4.2	Entropy source.....	153
B.4.3	DBRG (deterministic random bit generator).....	153
B.5	PBKDF (password-based key derivation function) engine .....	154
B.6	Key wrapping and unwrapping engines .....	155
B.7	Cryptographic values.....	156
B.7.1	DEK (data encryption key).....	156
B.7.2	Salt.....	156
B.7.3	ICV (integrity check value).....	156
B.7.4	Password.....	156
B.7.5	KEK (key encryption key) .....	156
B.7.6	Wrapped DEK .....	157

B.8 Authentication .....	157
B.8.1 TCG Storage protocol .....	157
B.8.2 TCG Storage Ruby SSC .....	157
B.8.3 Using passwords .....	158
B.8.4 Roles .....	159
B.8.5 BAEBI operations .....	159
B.8.6 TCG services .....	160
B.8.7 Key usage .....	161
B.8.8 Using Ruby SSC devices .....	161
B.9 Printed label .....	161
B.10 Sanitization .....	162
B.11 Signed firmware .....	162
B.11.1 Signed firmware overview .....	162
B.11.2 Access to flash memory .....	163
B.11.3 Signature requirements .....	163
B.11.4 Public key handling .....	164
B.11.5 Firmware version numbers .....	164
B.11.6 Managing production vs. test builds .....	165
B.11.7 FIPS 140-2 compliance for signed firmware .....	165
B.12 FIPS 140-2 (Cryptographic Module) compliance .....	165
B.13 Common Criteria compliance .....	166
ANNEX C (informative) Differences between revisions .....	167
C.1 Differences between JESD245C (v2.2) and JESD245B.01 .....	167
C.2 Differences between JESD245B.01 and JESD245B (v2.1) .....	16:
C.3 Differences between JESD245B (v2.1) and JESD245A (v2.0) .....	168
C.4 Differences between JESD245A (v2.0) and JESD245 (v1.0) .....	170

---

**Figures**

---

Figure 1 — NVDIMM-N overview .....	10
Figure 2 — I <sup>2</sup> C Read Byte transaction .....	12
Figure 3 — I <sup>2</sup> C Write Byte transaction .....	12
Figure 4 — I <sup>2</sup> C Read Word transaction .....	12
Figure 5 — I <sup>2</sup> C Write Word transaction .....	12
Figure 6 — I <sup>2</sup> C Block Read transaction .....	13
Figure 7 — I <sup>2</sup> C Block Write transaction .....	13
Figure 8 — I <sup>2</sup> C paging mechanism .....	14
Figure 9 — SAVE_n trigger mode timing diagram .....	20
Figure 10 — RESET_n trigger mode timing diagram .....	21
Figure 11 — Some cryptographic components in a self-encrypting NVDIMM-N .....	148
Figure 12 — XTS-AES encryption .....	151
Figure 13 — XTS-AES decryption .....	152
Figure 14 — Random Bit Generator (RBG) .....	153
Figure 15 — PBKDF engine .....	154
Figure 16 — Key wrap engine .....	155
Figure 17 — Key unwrap engine .....	155
Figure 18 — Code signing process .....	163

---

**Tables**


---

Table 1 — Required SPD fields.....	16
Table 2 — SAVE_n signal timing .....	19
Table 3 — RESET_n signal timing .....	21
Table 4 — Firmware image header – common format .....	32
Table 5 — Firmware image header format 0.....	33
Table 6 — Firmware image header format 1 .....	34
Table 7 — Temperature value bit definition.....	37
Table 8 — Mode register – lower byte .....	39
Table 9 — Mode register – upper byte .....	39
Table 10 — Page 0 register map categories.....	41
Table 11 — Page 0 register map .....	41
Table 12 — Major Revision and Minor Revision fields.....	46
Table 13 — Reset Controller Scope field .....	48
Table 14 — Page 1 register map categories.....	83
Table 15 — Page 1 register map .....	84
Table 16 — Page 2 register map categories.....	91
Table 17 — Page 2 register map .....	91
Table 18 — Page 3 register map categories.....	107
Table 19 — Page 3 register map .....	107
Table 20 — Page 4 register map .....	118
Table 21 — Page 5 register map .....	120
Table 22 — Page 6 register map .....	121
Table 23 — Page 7 register map .....	123
Table 24 — Page 8 register map .....	123
Table 25 — Page 9 register map .....	124
Table 26 — MR0 requirements during a post-restore transition .....	139
Table 27 — MR1 requirements during a post-restore transition .....	139
Table 28 — MR2 requirements during a post-restore transition .....	139
Table 29 — MR3 requirements during a post-restore transition .....	140
Table 30 — MR4 requirements during a post-restore transition .....	140
Table 31 — MR5 requirements during a post-restore transition .....	142
Table 32 — MR6 requirements during a post-restore transition .....	142
Table 33 — RCD requirements during a post-restore transition .....	143
Table 34 — Host reprogramming RCD function 0 control words after a post-restore transition.....	144
Table 35 — Host reprogramming RCD function 1 control words after a post-restore transition.....	146
Table 36 — Host reprogramming RCD function 4 control words after a post-restore transition.....	146
Table 37 — PBKDF engine parameters, inputs, and outputs .....	154
Table 38 — Key wrap engine prerequisites, inputs, and outputs.....	155
Table 39 — Key unwrap engine prerequisites, inputs, and outputs.....	155
Table 40 — Authenticated and unauthenticated BAEBI operations.....	159
Table 41 — Authenticated and unauthenticated services .....	160
Table 42 — Key usage.....	161

---

## **Foreword**

---

This standard has been prepared by JEDEC. The purpose of this standard is definition of a byte addressable energy backed function on a non-volatile dual in-line memory module (NVDIMM). This standard defines the feature set and commands implemented by the byte addressable energy backed function on an NVDIMM-N.

---

## **Introduction**

---

An NVDIMM-N is a memory module that can be integrated into a standard platform. A Byte Addressable Energy Backed Function on a NVDIMM is designed to preserve data in the event of the power failure. A Byte Address Energy Backed Function is backed by a combination of SDRAM and non-volatile memory (e.g., NAND flash) on the NVDIMM-N. It operates at SDRAM speeds and provides persistent storage by backing up the SDRAM contents into the non-volatile memory in the event of a power failure or other triggers. This is made possible by an Energy Source (e.g., supercapacitor) which maintains charge on the module enabling back-up of data from SDRAM to the non-volatile memory (NVM), providing a storage-class memory solution. The module may also support the ability to encrypt the SDRAM contents before backing up to the NVM.

To be able to provide interoperability and the ability for platform and platform software (e.g., BIOS) to support NVDIMM-Ns from various manufacturers, standardization of the host to module interface, discovery mechanism, the feature set and command operations are required, as described in this standard.

## BYTE ADDRESSABLE ENERGY BACKED INTERFACE

(From JEDEC Board Ballot JCB-19-18, formulated under the cognizance of the JC-45.6 Subcommittee on Hybrid Modules)

---

### 1 Scope

---

This standard specifies the host and device interface for a DDR4 NVDIMM-N, which is a DIMM that achieves non-volatility by copying SDRAM contents into non-volatile memory (NVM) when host power is lost using an Energy Source managed by either the module or the host.

Although this standard is targeted towards DDR4 NVDIMM only, it does not preclude adoption of this standard by other implementations (e.g., DDR3 NVDIMM).

---

### 2 Normative references

---

#### 2.1 Overview

The normative documents listed in this clause contain provisions that, through reference in this text, constitute provisions of this standard. For dated references, subsequent amendments to, or revisions of, any of these publications do not apply. However, parties to agreements based on this standard are encouraged to investigate the possibility of applying the most recent editions of the normative documents indicated. For undated references, the latest edition of the normative document referred to applies.

#### 2.2 JEDEC standards

JESD21C, 4.20.28, *DDR4 SDRAM Registered DIMM Design Specification*, Revision 1.00 (August 2015)

JESD21C, 4.1.2.L-4, *Annex L: Serial Presence Detect (SPD) for DDR4 SDRAM Modules* (DDR4 SPD Document Release 4)

JESD21C, 4.1.6, *Definitions of the EE1004-v 4 Kbit Serial Presence Detect (SPD) EEPROM and TSE2004av 4 Kbit SPD EEPROM with Temperature Sensor (TS) for Memory Module Applications*

JESD79-4B, *DDR4 SDRAM* (June 2017)

JESD82-31, *DDR4 Registering Clock Driver – DDR4RCD01* (August 2016)

JESD82-31A, *DDR4 Registering Clock Driver – DDR4RCD02* (forthcoming)

JESD82-32, *DDR4 Data Buffer – DDR4DB01* (August 2016)

JESD82-32A, *DDR4 Data Buffer – DDR4DB02* (forthcoming)

JESD245, *Byte Addressable Energy Backed Interface* (December 2015)

JESD245A, *Byte Addressable Energy Backed Interface* (September 2016)

JESD245B.01, *Byte Addressable Energy Backed Interface* (September 2017)

JESD248A, *DDR4 NVDIMM-N Design Specification* (March 2018)

#### 2.3 Management interface standards

*I<sup>2</sup>C Bus Specification Revision 6* (4 April 2014)

*System Management Bus (SMBus) Specification Version 3.0* (20 December 2014)