

JEDEC STANDARD

GRAPHICS DOUBLE DATA RATE (GDDR6) SGRAM STANDARD

JESD250C

(Revision of JESD250B, November 2018)

FEBRUARY 2021

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION



NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or call (703) 907-7559 or www.jedec.org

Published by
©JEDEC Solid State Technology Association 2021
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

This document may be downloaded free of charge; however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Please refer to www.jedec.org

Printed in the U.S.A.
All rights reserved

PLEASE!

**DON'T VIOLATE
THE
LAW!**

This document is copyrighted by the JEDEC Solid State Technology Association
and may not be reproduced without permission.

Organizations may obtain permission to reproduce a limited number of copies
through entering into a license agreement. For information, contact:

JEDEC Solid State Technology Association
3103 North 10th Street, Suite 240S
Arlington, Virginia 22201
or call (703) 624-9230

Contents

1 SCOPE	1
2 GDDR6 SGRAM STANDARD OVERVIEW	2
2.1 FEATURES	2
2.2 FUNCTIONAL DESCRIPTION	3
2.3 DEFINITION OF SIGNAL STATE TERMINOLOGY	4
2.4 DEFINITION OF CLOCKING TERMINOLOGY	4
2.5 CLOCKING.....	5
2.6 STATE DIAGRAM.....	8
3 INITIALIZATION	10
3.1 POWER-UP SEQUENCE	10
3.2 INITIALIZATION WITH STABLE POWER	13
3.3 VENDOR ID	14
4 ADDRESS	18
4.1 COMMAND and ADDRESSING	18
4.2 COMMAND ADDRESS BUS INVERSION (CABI)	19
4.3 BANK GROUPS	20
5 TRAINING	22
5.1 INTERFACE TRAINING SEQUENCE	22
5.2 COMMAND ADDRESS TRAINING	23
5.3 WCK2CK TRAINING	28
5.4 READ TRAINING	35
5.5 WRITE TRAINING	40
6 MODE REGISTERS	43
6.1 MODE REGISTER 0 (MR0)	45
6.2 MODE REGISTER 1 (MR1)	47
6.3 MODE REGISTER 2 (MR2)	49
6.4 MODE REGISTER 3 (MR3).....	52
6.5 MODE REGISTER 4 (MR4).....	54
6.6 MODE REGISTER 5 (MR5).....	56
6.7 MODE REGISTER 6 (MR6) & MODE REGISTER 9 (MR9)	58
6.8 MODE REGISTER 7 (MR7).....	63
6.9 MODE REGISTER 8 (MR8).....	65
6.11 MODE REGISTER 11 (MR11)	69
6.12 MODE REGISTER 12 (MR12)	71
6.14 MODE REGISTER 14 (MR14)	73
6.15 MODE REGISTER 15 (MR15)	74
7 OPERATION	76
7.1 COMMANDS	76
7.2 COMMAND, ADDRESS and WRITE DATA INPUT TIMINGS	78
7.3 NO OPERATION (NOP)	78
7.4 MODE REGISTER SET	79
7.5 ROW ACTIVATION	80
7.6 BANK RESTRICTIONS	81
7.7 WRITE (WOM).....	82
7.8 WRITE DATA MASK (DM)	89
7.9 MASKED WRITE DATA TIMING CONSTRAINTS	97
7.10 READ	98
7.11 DQ PREAMBLE	105
7.12 RDQS MODE	107
7.13 READ and WRITE DATA BUS INVERSION (DBI)	108
7.14 ERROR DETECTION CODE (EDC)	110
7.15 PRECHARGE	115
7.16 AUTO PRECHARGE.....	115
7.17 REFRESH and PER-BANK / PER-2-BANK REFRESH	116
7.18 REFRESH MANAGEMENT.....	124
7.19 SELF REFRESH.....	125
7.20 HIBERNATE SELF REFRESH	128
7.21 HIBERNATE SELF REFRESH WITH VDDQ OFF	129
7.22 POWER-DOWN	130

JEDEC Standard No. 250C

7.23 COMMAND TRUTH TABLES	132
7.24 CLOCK FREQUENCY CHANGE SEQUENCE	136
7.25 DYNAMIC VOLTAGE SWITCHING (DVS)	137
7.26 TEMPERATURE SENSOR	139
7.27 DUTY CYCLE CORRECTOR (DCC)	140
8 OPERATING CONDITIONS.....	141
8.1 ABSOLUTE MAXIMUM RATINGS.....	141
8.2 PAD CAPACITANCES	141
8.3 PACKAGE ELECTRICAL SPECIFICATION	142
8.4 PACKAGE THERMAL CHARACTERISTICS	143
8.5 ELECTROSTATIC DISCHARGE SENSITIVITY CHARACTERISTICS	143
8.6 AC & DC OPERATING CONDITIONS	144
8.7 POD I/O SYSTEM	149
8.8 IDD and IPP PARAMETERS and TEST CONDITIONS	153
8.9 AC TIMINGS	160
8.10 CLOCK-TO-DATA TIMING SENSITIVITY	167
8.11 1.35V I/O DRIVER MODELS	168
8.12 1.25V I/O DRIVER MODELS	171
9 PACKAGE SPECIFICATION	174
9.1 BALL-OUT	174
9.2 SIGNALS	175
9.3 ON DIE TERMINATION (ODT)	176
9.4 PACKAGE OUTLINE	177
9.5 x8 MODE ENABLE	178
9.6 PSEUDO-CHANNEL (PC) MODE	182
10 IEEE.1149.1 BOUNDARY SCAN	185
10.1 TEST PINS	185
10.2 TAP CONTROLLER	186
10.3 TAP REGISTERS	187
10.4 TAP INSTRUCTION SET	190
10.5 BOUNDARY SCAN OPERATION	192
10.6 INTERACTIONS BETWEEN BOUNDARY SCAN AND NORMAL DEVICE OPERATION	193
11 Annex A (informative) Differences between JESD250C and JESD250B	194

GRAPHICS DOUBLE DATA RATE 6 (GDDR6) SGRAM

(From JEDEC Board Ballot JCB-20-59, formulated under the cognizance of the JC-42.3 Subcommittee on Dynamic RAMs (DDRx.)

1 SCOPE

This document defines the Graphics Double Data Rate 6 (GDDR6) Synchronous Graphics Random Access Memory (SGRAM) specification, including features, functionality, package, and pin assignments.

The purpose of this Standard is to define the minimum set of requirements for 8 Gb through 16 Gb x16 dual channel GDDR6 SGRAM devices. System designs based on the required aspects of this standard will be supported by all GDDR6 SGRAM vendors providing compatible devices. Some aspects of the GDDR6 standard such as AC timings and capacitance values were not standardized. Some features are optional and therefore may vary among vendors. In all cases, vendor data sheets should be consulted for specifics. This document was created based on some aspects of the GDDR5 Standard (JESD212).