

# **JEDEC STANDARD**

---

## **Electrostatic Discharge (ESD) Sensitivity Testing – Reporting ESD Withstand Levels on Datasheets**

---

**JEP178**

APRIL 2021

---

**JEDEC SOLID STATE TECHNOLOGY ASSOCIATION**



## NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to [www.jedec.org](http://www.jedec.org) under Standards and Documents for alternative contact information.

Published by  
©JEDEC Solid State Technology Association 2021  
3103 North 10th Street  
Suite 240 South  
Arlington, VA 22201-2108

JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

**PRICE: Contact JEDEC**

Printed in the U.S.A.  
All rights reserved

PLEASE!

DON'T VIOLATE  
THE  
LAW!

This document is copyrighted by JEDEC and may not be reproduced without permission.

For information, contact:

JEDEC Solid State Technology Association  
3103 North 10th Street  
Suite 240 South  
Arlington, VA 22201-2107

or refer to [www.jedec.org](http://www.jedec.org) under Standards-Documents/Copyright Information.

# ELECTROSTATIC DISCHARGE SENSITIVITY TESTING – REPORTING ESD WITHSTAND LEVELS ON DATASHEETS

## CONTENTS

---

<b>Introduction</b> .....	<b>ii</b>
<b>1 Scope</b> .....	<b>1</b>
<b>2 Referenced publications</b> .....	<b>1</b>
<b>3 Definitions</b> .....	<b>1</b>
<b>4 General Considerations</b> .....	<b>2</b>
<b>5 Simple ESD Data format</b> .....	<b>3</b>
5.1 Standard Test Method Citation .....	3
5.2 Device Withstand Threshold.....	3
5.3 Device Classification .....	3
<b>6 Additional Information options and examples</b> .....	<b>4</b>
Annex A (Informative): HBM and CDM Classification Levels.....	5
Annex B (Informative): Examples of Entry of Exception Data.....	6

## TABLES

Table 1: Simple Representation of ESD Data.....	3
Table 2: HBM Classification Levels (ANSI/ESD/JEDEC JS-001-2017) .....	5
Table 3: CDM Classification Levels (ANSI/ESD/JEDEC JS-002-2018) .....	5
Table 4: Inclusion of Lower ESD Level High-Speed Pin Data .....	6
Table 5: Expressing Exceptions in Terms of Targets.....	6