

JEDEC PUBLICATION

Guidelines for Representing Switching Losses of SIC Mosfets in Datasheets

JEP187

DECEMBER 2021

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION



NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to www.jedec.org under Standards and Documents for alternative contact information.

Published by
©JEDEC Solid State Technology Association 2021
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2108

JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Contact JEDEC

Printed in the U.S.A.
All rights reserved

PLEASE!

DON'T VIOLATE
THE
LAW!

This document is copyrighted by JEDEC and may not be
reproduced without permission.

For information, contact:

JEDEC Solid State Technology Association
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

or refer to www.jedec.org under Standards-Documents/Copyright Information.

GUIDELINES FOR REPRESENTING SWITCHING LOSSES OF SiC MOSFETS IN DATASHEETS

Contents

	Page
Foreword	ii
Introduction	ii
1 Scope	1
2 Terms, definitions and letter symbols	2
3 Description of switching losses in SiC MOSFETs	3
4 Representation Guide	8
5 References	10

GUIDELINES FOR REPRESENTING SWITCHING LOSSES OF SiC MOSFETS IN DATASHEETS

Foreword

This document was formulated by JEDEC JC-70.2 SiC Power Electronics Conversion Semiconductor Standards subcommittee consisting of worldwide industry experts from various power semiconductor, power supply and test equipment manufacturing companies.

This document is intended for use in the SiC power semiconductor and related power electronic industries, and provides guidelines for representation of switching losses and related measurement conditions on SiC MOSFET device datasheets.

Introduction

Switching losses are key parameters for evaluating power device performance, for benchmarking devices of different manufacturers and deciding on the suitability of a device in an application. Measurement and/or setup parameters can have a significant influence on the measured switching losses. Without clear definition of the methodology used, it is not possible to compare devices properly or, in some cases, even decide on its suitability for the target purpose.

The purpose of this document is to point out the factors that can influence switching losses for silicon carbide (SiC) Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFETs) and provide guidelines for a clean representation in datasheets.

GUIDELINES FOR REPRESENTING SWITCHING LOSSES OF SiC MOSFETS IN DATASHEETS

(From JEDEC Board Ballot JCB-21-53, formulated under the cognizance of the JC-70.2 Subcommittee on SiC Power Electronic Conv. Semiconductor Standards.)

1 Scope

All power semiconductor devices incur switching losses that have to be taken carefully into account when evaluating and benchmarking device performance. For power transistors such as SiC MOSFETs, the losses include turn-on and turn-off losses. In case of SiC diodes, recovery losses also need to be included. In addition, losses originating from the device's internal capacitances need to be considered in application.

This document describes the impact of measurement and/or setup parameters on switching losses of power semiconductor switches; focusing primarily on SiC MOSFET turn-on losses. In terms of turn-off losses, the behavior of SiC MOSFETs is similar to that of existing silicon based power MOSFETs, and as such are adequately represented in typical datasheets. Therefore, the major focus of this representation guide is turn-on losses in SiC MOSFETs. The given methodology can be applied (in datasheets) for single devices, e.g., discrete packages, and parallel operated devices, e.g., power modules. It may also be applied in more complex topologies if topology specific specialties are taken into account.