

JEDEC STANDARD

DDR5 Load Reduced (LRDIMM) and Registered Dual Inline Memory Module (RDIMM) Common Specification

JESD305

JANUARY 2022

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION



NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to www.jedec.org under Standards and Documents for alternative contact information.

Published by
©JEDEC Solid State Technology Association 2022
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2108

JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Contact JEDEC

Printed in the U.S.A.
All rights reserved

PLEASE!

DON'T VIOLATE
THE
LAW!

This document is copyrighted by JEDEC and may not be
reproduced without permission.

For information, contact:

JEDEC Solid State Technology Association
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

or refer to www.jedec.org under Standards-Documents/Copyright Information.

DDR5 LOAD REDUCED (LRDIMM) AND REGISTERED DUAL INLINE MEMORY MODULE (RDIMM) COMMON SPECIFICATION

Contents

1	Product Description.....	1
1.1	Related Documents.....	1
2	Environmental Requirements.....	2
3	Connector Pinout and Signal Description	3
4	Power Details	8
4.1	DIMM Voltage Requirements and Power-Up Sequence	8
4.2	Rules for PMIC Power-Up Sequence.....	8
4.3	Rules for PMIC Power Down Sequence	8
4.4	Rules for VDD and VDDQ Power Planes.....	8
5	Component Details	9
5.1	Component Types and Placement	10
5.2	Bulk and Distributed Decoupling Capacitance Guidelines	11
6	DIMM Design Details.....	12
6.1	Signal Groups.....	12
6.2	General Net Structure Routing Rules.....	13
6.2.1	Pre-RCD Address, Command and Control	15
6.2.2	Pre-RCD Clock	16
6.2.3	Post-RCD Clock, Control, Address and Command Groups.....	16
6.2.4	Post-RCD Address and Command Group.....	16
6.2.5	Post-RCD Clock and Control Groups	17
6.2.6	Pre-Data Buffer Data and Strobe Group (LRDIMM)	18
6.2.7	Post-Data Buffer Data and Strobe Group (LRDIMM).....	20
6.2.8	Data and Strobe Group (RDIMM)	21
6.3	Design Rules	23
6.4	Impedance Targets	27
6.5	Rules for Compensation.....	27
6.5.1	Velocity	27
6.5.2	Via	27
6.6	Rules for Length Calculation	28
6.6.1	Pre-RCD and DQ/Strobe	28
6.6.2	Pre-DB (LRDIMM).....	28
6.6.3	Post-DB (LRDIMM).....	28
6.6.4	Pre-RCD Clock	28
6.6.5	Post-RCD Address/Command/Control/Clock.....	28
6.7	Rules for Registered and Load Reduced DIMM Designs	28
6.8	DQ Wiring to Support CRC	29
6.9	RDIMM and LRDIMM Configuration	30
6.9.1	DIMM Connectivity Wiring.....	30
6.9.2	Control Wiring	31
6.9.3	ALERT_n Circuit Wiring.....	31
6.9.4	RESET_n Circuit Wiring	32
6.10	ZQ Calibration Wiring	32
6.11	Sideband Bus Signal Wiring, Selection and Placement	33
7	DIMM Impedance Profile	34
8	Reference Stackup.....	35
9	Manufactured DIMMs.....	37

Contents (cont'd)

10	Serial Presence Detect Definition and Content	37
11	Product Label	37
12	JEDEC Process.....	37

Tables

Table 1	— DDR5 Product Family Attributes	2
Table 2	— (Example) Environmental Parameters	2
Table 3	— Pin Definitions	3
Table 4	— Input/Output Functional Description	4
Table 4	— Input/Output Functional Description (cont'd)	5
Table 5	— DDR5 288 Pin R/LR-DIMM Pin Wiring Assignments	6
Table 5	— DDR5 288 Pin R/LR-DIMM Pin Wiring Assignments (cont'd)	7
Table 6	— DDR5 R/LR- DIMM DC Operating Voltage	8
Table 7	— DDR5 x4/X8 SDRAM DIMM Pad Array	10
Table 8	— Registered and Load Reduced DIMM Decoupling Capacitor Guidelines	11
Table 9	— Simulation Conditions	14
Table 10	— Pre-RCD Address, Command and Control Length Definition Example	15
Table 11	— Pre-RCD Clock	16
Table 12	— Post-RCD Address and Command Length Definition Example.....	17
Table 13	— Pre-DB Lengths	19
Table 14	— Post-Data Buffer Data and Strobe Example (LRDIMM)	20
Table 15	— Example of 2Rx4 DQ/Strobe Lengths	22
Table 16	— Wiring.....	23
Table 16	— Wiring (cont'd)	24
Table 17	— Circuit Requirements	25
Table 18	— Spacing.....	26
Table 19	— SMBus Lengths.....	33
Table 20	— Example of Voltage Operating Conditions (for DRAM).....	34
Table 21	— Example (12 layer) LRDIMM Stackup	35

Figures

Figure 1	— SDRAM Terminal Patterns (x4/x8).....	9
Figure 2	— RDIMM 2Rx4 Topology	13
Figure 3	— LRDIMM 2Rx4 Topology.....	13
Figure 4	— RDIMM 2Rx4 Topology	15
Figure 5	— Pre-RCD Clock Topology Example	16
Figure 6	— Post-RCD Address and Command Topology Example.....	17
Figure 7	— Examples Pre-DB Data Topology (LRDIMM)	18
Figure 8	— Examples Post-Data Buffer Data and Strobe Net Structure (LRDIMM)	20
Figure 9	— Data Diagram Example (RDIMM).....	21
Figure 10	— Example of DQ Wiring.....	29
Figure 11	— DDR5 2Rx4 (planar/3DS) Control Wiring.....	31
Figure 12	— Example Wiring of the ALERT _n Function - RDIMM and LRDIMM	31
Figure 13	— Example Wiring of the RESET _n Function - RDIMM and LRDIMM.....	32
Figure 14	— Block Diagram: Hub, PMIC, RCD, TS0, TS1	33
Figure 15	— Impedance Profile.....	34

DDR5 LOAD REDUCED (LRDIMM) AND REGISTERED DUAL INLINE MEMORY MODULE (RDIMM) COMMON SPECIFICATION

(From JEDEC Board Ballot JCB-21-32, formulated under the cognizance of the JC-45.1 Subcommittee on Registered DRAM Modules, Item 2273.07.)

1 Product Description

This standard defines the electrical and mechanical requirements for 288-pin, 1.1 Volt (VDD and VDDQ), DDR5 Registered (RDIMM) and Load Reduced (LRDIMM), Double Data Rate (DDR), Synchronous DRAM Dual In-Line Memory Modules (DIMM). These 288-pin Registered and Load Reduced DDR5 SDRAM DIMMs are intended for use in server, workstation, and database environments.

Reference design examples are included which provide an initial basis for DDR5 RDIMM and LRDIMM designs. Modifications to these reference designs may be required to meet all system timing, signal integrity and thermal requirements for PC5-4000, PC5-4800, PC5-5600, and PC5-6400 support. All DDR5 RDIMM and LRDIMM implementations must use simulations and lab verification to ensure proper timing requirements, signal integrity, power delivery and efficiencies in the design.

1.1 Related Documents

JESD79-5, *DDR5 SDRAM Standard*

JESD300-5, *SPD5118 Hub & Serial Presence Detect Device Standard*

JESD301-1, *PMIC50x0 Power Management Integrated Circuit (PMIC) Device Specification*

JESD302-1, *TS5111, TS5110 Serial Bus Thermal Sensor Specification*

JESD400-5, *DDR5 Serial Presence Detect (SPD) Contents*

JESD401-5, *DDR5 DIMM Label*

JESD402-1, *Temperature Grade and Measurement Specifications for Components and Modules*

JESD403-1, *JEDEC Module Sideband Bus*

MO-210, *Square & Rectangular Die-Size, Ball Grid Array Family*

MO-329, *288 pin DDR5 DIMM, 0.85 mm pitch*