

JEDEC STANDARD

DDR5 RDIMM Standard Annex B

JESD305-R4-RCB Version 1.0

APRIL 2022

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION



NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to www.jedec.org under Standards and Documents for alternative contact information.

Published by
©JEDEC Solid State Technology Association 2022
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2108

JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Contact JEDEC

Printed in the U.S.A.
All rights reserved

PLEASE!

DON'T VIOLATE
THE
LAW!

This document is copyrighted by JEDEC and may not be
reproduced without permission.

For information, contact:

JEDEC Solid State Technology Association
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

or refer to www.jedec.org under Standards-Documents/Copyright Information.

This page left intentionally blank

DDR5 RDIMM STANDARD ANNEX B

Contents

	Page
1 Scope.....	1
2 DDR5 Registered DIMM Design File	1
3 Module Configuration.....	1
4 SDRAM Configuration.....	2
5 Supported Speeds.....	2
6 Design Deviations.....	2
7 General Layout.....	3
8 Functional Block Diagram.....	4
9 SMBus Net Structures.....	8
10 Clock Input Net Structure	8
11 Register Clock Output Net Structure	9
12 Data Net Structure – DQ, CB, DQS_t, DQS_c.....	11
13 Post Register Address and Command Net Structure Routing.....	13
14 Post Register Control Net Structure Routing.....	14
15 Pre-Register Address, Command’ and Parity Net Structure Routing.....	15
16 DIMM Impedance Profile.....	16
17 ALERT_n Output Net Structure Routing.....	17
18 DERROR_in_n Net Structure Routing.....	17
19 RESET_n and QRST_n Net Structure Routing.....	18
20 Function Control Word Programming.....	19
21 Cross Section Recommendations.....	20

Tables

Table 1 — DDR5 Registered DIMM Design File	1
Table 2 — Module Configuration.....	1
Table 3 — SDRAM Configuration	2
Table 4 — Supported Speeds.....	2
Table 5 — Design Deviations.....	2
Table 6 — SMBus Net Structures.....	8
Table 7 — Clock Lengths for Register Input Net Structures.....	8

Contents (cont'd)

Table 8 — Trace Lengths for Register Clock Output to SDRAM Load Net Structures	10
Table 9 — R/C B0 – Trace Lengths for DQ[31:00]_A, CB[03:00]_A, DQS[08:00]_t_A, and DQS[08:00]_c_A	11
Table 10 — R/C B0 – Trace Lengths for DQ[31:00]_B, CB[03:00]_B, DQS[08:00]_t_B, DQS[08:00]_c_B	12
Table 11 — Trace Lengths for Post Register Address and Command Net Structures	13
Table 12 — Trace Lengths for Post Register Control Net Structures	14
Table 13 — Trace Lengths for Pre-Register Address, Command, and Parity Net Structures	15
Table 14 — Voltage Operating Conditions	16
Table 15 — Trace Lengths for ALERT_n Output Net Structures	17
Table 16 — Trace Lengths for DERROR_in_n_[B:A] Net Structures	18
Table 17 — Trace Lengths for RESET_n and QRST_n_[B:A] Net Structures	18
Table 18 — RC B0 – SPD Programming	19
Table 19 — PCB Fabrication	20

Figures

Figure 1 — General Layout	3
Figure 2 — X72 DIMM, Populated as Two Package Ranks of x4 DDR5 SDRAMs (Part 1 of 4).....	4
Figure 3 — X72 DIMM, Populated as Two Package Ranks of x4 DDR5 SDRAMs (Part 2 of 4).....	5
Figure 4 — X72 DIMM, Populated as Two Package Ranks of x4 DDR5 SDRAMs (Part 3 of 4).....	6
Figure 5 — X72 DIMM, Populated as Two Package Ranks of x4 DDR5 SDRAMs (Part 4 of 4).....	7
Figure 6 — Net structure Routing for Register Clock Input.....	8
Figure 7 — Net structure Routing for Register Clock Output to SDRAM Load Q[D:A]CK_C_[B:A], Q[D:A]CK_T_[B:A]	9
Figure 8 — Net structure Routing for DQ, CB, DQS_t, DQS_c	11
Figure 9 — Net Structure Routing for Q[B:A]CA[13:00]_[B:A]	13
Figure 10 — Net Structure Routing for Q[B:A]CS[01:00]_[B:A]	14
Figure 11 — Net Structure Routing for CA[06:00]_[B:A], CS[01:00]_n_[B:A], PAR_[B:A]	15
Figure 12 — DIMM Impedance Profile	16
Figure 13 — Net Structure Routing for ALERT_n	17
Figure 14 — Net Structure Routing for DERROR_in_n_[B:A]	17
Figure 15 — Net structure Routing for RESET_n and QRST_n_[B:A]	18

DDR5 RDIMM STANDARD ANNEX B

From JEDEC Board Ballet JCB-21-34, formulated under the cognizance of the JC-45.1 Subcommittee on registered DRAM modules, item 2273.14.

1 Scope

This standard, JESD305-R4-RCB, DDR5 Registered Dual Inline Memory Module with 4-bit ECC (EC4 RDIMM) Raw Card B Annex, defines the design detail of x4, 2 Package Ranks DDR5 RDIMM with 4-bit ECC. The common feature of DDR5 RDIMM, such as the connector pinout, can be found in the JESD305, DDR5 Load Reduced (LRDIMM) and Registered Dual Inline Memory Module (RDIMM) Common Standard.

2 DDR5 Registered DIMM Design File

Table 1 — DDR5 Registered DIMM Design File

Raw Card	Applicable Design File	Applicable BOM
B0	PC5-RDIMM_RC_B0_R100_20210622.brd	PC5-RDIMM_RC_B0_R100_20210622_BOM.xlsx
NOTE 1 “Reference” design file updates will be released as needed. This DIMM standard will reflect the most recent design files, but may also be updated to reflect clarifications to the specification only. In these cases the design files will not be updated.		

3 Module Configuration

Table 2 — Module Configuration

SDRAM				DIMM											
Die Density	Die Organization	Package Type	# of Logical Ranks ^{1,2} per PKG. Rank		# of PKG. Rank 1,2 per DIMM	# of Logical Ranks ^{1,2} per DIMM		# of SDRAM Die per DIMM		Capacity per DIMM (GB)		DIMM organization		# of Address Bits Row/Col	MO-329 Variation
			Min.	Max.		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
16 Gb	4G x 4	SDP	1	1	2	2	2	36	36	64	64			16/11	AAxx
		3DS	2	8	2	4	16	72	288	128	512	16Gx72	64Gx72		
NOTE 1 When populated with single die package (SDP), package ranks per DIMM = 2.															
NOTE 2 When populated with single load stacked packages (3DS), logical ranks per package rank = 2-8. Logical ranks per DIMM = 4-16.															